文件名称:floatmul
介绍说明－－下载内容均来自于网络，请自行研究使用
采用VERILOG 语言进行设计 实现32位浮点数乘法运算 结果已经验证过 放心使用-Verilog design language used to achieve 32-bit floating-point multiplication results have been verified ease of use
相关搜索： verilog
vhdl
floatmul
floating
point
addition
vhdl
floating
point
floating
point
floating
point
verilog
32
bit
floating
vhdl
verilog
source
code
for
floating-point
multiplicat
floating
point
addition
verilog
testbench
vhdl
floatmul
floating
point
addition
vhdl
floating
point
floating
point
floating
point
verilog
32
bit
floating
vhdl
verilog
source
code
for
floating-point
multiplicat
floating
point
addition
verilog
testbench
(系统自动生成,下载前可以参看下载内容)
下载文件列表
floatmul.txt