搜索资源列表
floatmul
- 采用VERILOG 语言进行设计 实现32位浮点数乘法运算 结果已经验证过 放心使用
floatmul
- 采用VERILOG 语言进行设计 实现32位浮点数乘法运算 结果已经验证过 放心使用-Verilog design language used to achieve 32-bit floating-point multiplication results have been verified ease of use
floatmul
- 浮点数加减乘除，运算源代码,定义浮点数的加、减、乘、除和四舍五入等运算方法-java float mul,dec,source
floatmul
- 用verilog实现三十二位浮点数算法，通过状态机的方法实现。-32 floating-point implementation using verilog algorithm, the method adopted by the state machine implementation.
floatmul
- 使用FPGA的IP核实现32位单精度的乘法运算-The use of FPGA-IP core to achieve 32-bit single-precision multiplication
floatAddSubMulDiv
- c语言用int四则运算实现float四则运算-four C functions: float floatMul(float a, float b) float floatDiv(float a, float b) float floatAdd(float a, float b) float floatSub(float a, float b) These functions each take as input