资源列表

« 1 2 ... .94 .95 .96 .97 .98 3699.00 .01 .02 .03 .04 ... 4311 »

[VHDL编程DE2_115_Audio

说明:This a shared & storage file, which was written by Altera. It is quite possible that Applications will use this sample.-This is a shared & storage file, which was written by Altera. It is quite possible that Applications
<lizhi> 在 2025-04-08 上传 | 大小:1.82mb | 下载:0

[VHDL编程DE2_115_TV

说明:This an application of FPGA which wrote by Altera. It can be used for interfacing VGA, SDRAM on DE2-115-This is an application of FPGA which wrote by Altera. It can be used for interfacing VGA, SDRAM on DE2-115
<lizhi> 在 2025-04-08 上传 | 大小:9.67mb | 下载:0

[VHDL编程lcd1602

说明:本程序是1602型LCD的字符显示程序,可以直接下载使用。-This program is a 1602-type LCD character display program, you can directly download.
<李丽> 在 2025-04-08 上传 | 大小:759kb | 下载:0

[VHDL编程double_closed_loop

说明:本程序是基于zynq_7000的FPGA的一个同步电机控制的平台,verilog语言-based on zynq_7000 fpga-MOTOR CONTROL
<葛明明> 在 2025-04-08 上传 | 大小:193kb | 下载:0

[VHDL编程RS-encoder

说明:RSC encoder in VHDL. Hope it helpful.
<thang> 在 2025-04-08 上传 | 大小:4kb | 下载:0

[VHDL编程APB_slave

说明:APB slave template for AMBA bus written in Verilog
<corgano> 在 2025-04-08 上传 | 大小:1kb | 下载:0

[VHDL编程or1200.tar

说明:OpenRISC 1200 cpu with integrated patches to support ORPSOC and FuseSOC builders
<corgano> 在 2025-04-08 上传 | 大小:3.52mb | 下载:0

[VHDL编程verilog-arbiter.tar

说明:Verilog arbitrator for Wishbone R3 compliant bus
<corgano> 在 2025-04-08 上传 | 大小:5kb | 下载:0

[VHDL编程wb_sdram_ctrl.tar

说明:Generic Wishbone R3 compliant SDRAM controller written in Verilog
<corgano> 在 2025-04-08 上传 | 大小:10kb | 下载:0

[VHDL编程bt656_timing_analysis

说明:BT656信号分析参考规格书,对分析bt656信号非常有帮助-The video standard ITU-R.656 timing analysis
<zbunix> 在 2025-04-08 上传 | 大小:81kb | 下载:0

[VHDL编程Basys2Lcd

说明:This the file of controling a LCD display of Basys2 board used to pass the exams of VHDL-This is the file of controling a LCD display of Basys2 board used to pass the exams of VHDL
<plaukuotis> 在 2025-04-08 上传 | 大小:1kb | 下载:0

[VHDL编程pingpong

说明:使用Verilog HDL 实现了一个桌球游戏,并在DE2开发板上验证通过。-Use Verilog HDL to achieve a table tennis game, and through the verification on the DE2 development board.
<杨震> 在 2025-04-08 上传 | 大小:1.72mb | 下载:0
« 1 2 ... .94 .95 .96 .97 .98 3699.00 .01 .02 .03 .04 ... 4311 »

源码中国 www.ymcn.org