文件名称:clkgen
- 所属分类：
- 其他嵌入式/单片机内容
- 资源属性：
- [ASM] [源码]
- 上传时间：
- 2012-11-26
- 文件大小：
- 49kb
- 下载次数：
- 0次
- 提 供 者：
- 谢*
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog 编写的pic16c5x时钟模块-verilog prepared pic16c5x clock module
(系统自动生成,下载前可以参看下载内容)
下载文件列表
clkgen
......\automake.log
......\clkgen.cmd_log
......\clkgen.dhp
......\clkgen.ldo
......\clkgen.lso
......\clkgen.ngc
......\clkgen.ngr
......\clkgen.npl
......\clkgen.prj
......\clkgen.stx
......\clkgen.syr
......\clkgen.v
......\clkgen_vhdl.prj
......\coregen.log
......\coregen.prj
......\DEFAULT.ANT
......\DEFAULT.TFW
......\dff.cmd_log
......\dff.lso
......\dff.prj
......\dff.syr
......\dff_vhdl.prj
......\fsm_clkgen.cmd_log
......\fsm_clkgen.lso
......\fsm_clkgen.prj
......\fsm_clkgen.syr
......\fsm_clkgen_vhdl.prj
......\results.txt
......\transcript
......\vsim.wlf
......\wave.ado
......\WAVE.ANT
......\wave.fdo
......\wave.tbw
......\WAVE.TFW
......\wave.udo
......\work
......\....\@w@a@v@e
......\....\........\verilog.asm
......\....\........\_primary.dat
......\....\........\_primary.vhd
......\....\clkgen
......\....\......\verilog.asm
......\....\......\_primary.dat
......\....\......\_primary.vhd
......\....\glbl
......\....\....\verilog.asm
......\....\....\_primary.dat
......\....\....\_primary.vhd
......\....\wave
......\....\....\verilog.asm
......\....\....\_primary.dat
......\....\....\_primary.vhd
......\....\_info
......\xst
......\...\work
......\...\....\hdllib.ref
......\...\....\vlg60
......\...\....\.....\clkgen.bin
......\__projnav
......\.........\clkgen.gfl
......\.........\clkgen.xst
......\.........\clkgen_flowplus.gfl
......\.........\coregen.rsp
......\.........\dff.xst
......\.........\fsm_clkgen.xst
......\.........\hb_cmds
......\.........\runXst_tcl.rsp
......\__projnav.log
......\automake.log
......\clkgen.cmd_log
......\clkgen.dhp
......\clkgen.ldo
......\clkgen.lso
......\clkgen.ngc
......\clkgen.ngr
......\clkgen.npl
......\clkgen.prj
......\clkgen.stx
......\clkgen.syr
......\clkgen.v
......\clkgen_vhdl.prj
......\coregen.log
......\coregen.prj
......\DEFAULT.ANT
......\DEFAULT.TFW
......\dff.cmd_log
......\dff.lso
......\dff.prj
......\dff.syr
......\dff_vhdl.prj
......\fsm_clkgen.cmd_log
......\fsm_clkgen.lso
......\fsm_clkgen.prj
......\fsm_clkgen.syr
......\fsm_clkgen_vhdl.prj
......\results.txt
......\transcript
......\vsim.wlf
......\wave.ado
......\WAVE.ANT
......\wave.fdo
......\wave.tbw
......\WAVE.TFW
......\wave.udo
......\work
......\....\@w@a@v@e
......\....\........\verilog.asm
......\....\........\_primary.dat
......\....\........\_primary.vhd
......\....\clkgen
......\....\......\verilog.asm
......\....\......\_primary.dat
......\....\......\_primary.vhd
......\....\glbl
......\....\....\verilog.asm
......\....\....\_primary.dat
......\....\....\_primary.vhd
......\....\wave
......\....\....\verilog.asm
......\....\....\_primary.dat
......\....\....\_primary.vhd
......\....\_info
......\xst
......\...\work
......\...\....\hdllib.ref
......\...\....\vlg60
......\...\....\.....\clkgen.bin
......\__projnav
......\.........\clkgen.gfl
......\.........\clkgen.xst
......\.........\clkgen_flowplus.gfl
......\.........\coregen.rsp
......\.........\dff.xst
......\.........\fsm_clkgen.xst
......\.........\hb_cmds
......\.........\runXst_tcl.rsp
......\__projnav.log