文件名称:ref-sdr-sdram-verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
本代码是用VRILOG语言写的SDRAM的控制器的标准代码,供开发SARM参考.-this code is used to write the language VRILOG SDRAM controller standard code for the development of SARM reference.
相关搜索： SDRAM
verilog
sdram
verilog
verilog
sdram
SDRAM
verilog
ram
verilog
verilog
RAM
SDRAM
FPGA
SDR
SDRAM
Controller
Veril
sdr
sdram
controller
verilog
verilog
sdram
verilog
verilog
sdram
SDRAM
verilog
ram
verilog
verilog
RAM
SDRAM
FPGA
SDR
SDRAM
Controller
Veril
sdr
sdram
controller
verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
doc
readme_sdr_sdram.txt
sdr_sdram.pdf
simulation
..........\sdr_sdram_tb.v
source
......\altclklock.v
......\Command.v
......\compile_all.v
......\control_interface.v
......\Params.v
......\PLL1.v
......\sdr_data_path.v
......\sdr_sdram.v
readme_sdr_sdram.txt
sdr_sdram.pdf
simulation
..........\sdr_sdram_tb.v
source
......\altclklock.v
......\Command.v
......\compile_all.v
......\control_interface.v
......\Params.v
......\PLL1.v
......\sdr_data_path.v
......\sdr_sdram.v