资源列表
[VHDL编程] send
说明:通过先对异步串口发送模块的编写对其验证,再联合接收模块实现串口的收发-At frist,checking the module of UART s sending function,then link the recive module to realize reading and writing<pujinsheng> 在 2025-02-28 上传 | 大小:1kb | 下载:0
[VHDL编程] Verilog--classic
说明:verilog 的经典教程,包含基本命令定义等内容并且由实例讲解了具体的编程方法和设计思想-Verilog classic tutorials, include basic commands the content such as defined by example and explain the specific programming method and design thought<dst> 在 2025-02-28 上传 | 大小:1.27mb | 下载:0