资源列表

« 1 2 ... .77 .78 .79 .80 .81 3982.83 .84 .85 .86 .87 ... 4311 »

[VHDL编程moore_state_machine_v

说明:moor状态机的示例代码,再次基础上可以学习标准的状态机写法-moor state machine sample code, we can once again learning standards based on the wording of the state machine
<tiangang> 在 2024-11-14 上传 | 大小:2kb | 下载:0

[VHDL编程user_encoded_machine_v

说明:The Verilog HDL Templates for State Machines that included in the Design Example web page are: o 4-State Mealy State Machine o 4-State Moore State Machine o Safe State Machine o User-Encoded State Machine-T
<tiangang> 在 2024-11-14 上传 | 大小:2kb | 下载:0

[VHDL编程safe_state_machine_v

说明:The Verilog HDL Templates for State Machines that included in the Design Example web page are: o 4-State Mealy State Machine o 4-State Moore State Machine o Safe State Machine o User-Encoded State Machine-T
<tiangang> 在 2024-11-14 上传 | 大小:2kb | 下载:0

[VHDL编程OV7670_VGA

说明:实现OV7670照相机采集和在VGA显示屏上进行显示,易于理解和学习。-OV7670 camera acquisition and display on VGA display screen, easy to understand and learn.
<卢文建> 在 2024-11-14 上传 | 大小:886kb | 下载:0

[VHDL编程dac_ctl

说明:主要功能为控制DAC芯片,来控制压控晶体振荡器,产生所需的时钟信号。-Mainly used for DAC control VCO to generate the required clock signal can be used directly.
<王平> 在 2024-11-14 上传 | 大小:1kb | 下载:0

[VHDL编程simwindfarm-v1.0

说明:GFH GFH DFHFDHD GHDHFDHHFD DFHFDHDF-GFHGFHGFH DFHFDHD GHDHFDHHFD DFHFDHDF
<kmiller@dayrep.com> 在 2024-11-14 上传 | 大小:43.37mb | 下载:9

[VHDL编程pwm

说明:VHDL, quartet 2 , FPGA, cyclone II, controllen PWM brightness
<zeez> 在 2024-11-14 上传 | 大小:1kb | 下载:0

[VHDL编程chuanxing

说明:VHDL的串行通信程序,硬件描述语言,使用xilinx ISE软件-VHDL serial communication program
<wkl> 在 2024-11-14 上传 | 大小:449kb | 下载:0

[VHDL编程simplever

说明:this simple code to understand and, or and top level-this is simple code to understand and, or and top level
<goreng> 在 2024-11-14 上传 | 大小:1kb | 下载:0

[VHDL编程Combinational

说明:this is a sample of combinational circuit in Verilog and VHDL. such as multiplexer, decoder, adder etc
<goreng> 在 2024-11-14 上传 | 大小:5kb | 下载:0

[VHDL编程sequential

说明:this a sample of sequential circuit in verilog and VHDL-this is a sample of sequential circuit in verilog and VHDL
<goreng> 在 2024-11-14 上传 | 大小:108kb | 下载:0

[VHDL编程Filterfgfftd

说明:LIBRARY ieee USE ieee.std_logic_1164.ALL library work use work.fft_pkg.all
<goreng> 在 2024-11-14 上传 | 大小:6.02mb | 下载:0
« 1 2 ... .77 .78 .79 .80 .81 3982.83 .84 .85 .86 .87 ... 4311 »

源码中国 www.ymcn.org