文件名称:DLX-pipeline-in-verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog实现DLX指令集5段流水线-5 stage DLX pipeline implemented in verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
12060006 陈祥 体系结构第五次实验（DLX流水线）\12060006 陈祥 DLX流水线.docx
.............................................\~$060006 陈祥 DLX流水线.docx
.............................................\截图\ise工程.png
.............................................\....\仿真.png
.............................................\....\网表.png
.............................................\所有src\controller.v
.............................................\.......\dlx.v
.............................................\.......\dlx_pipeline.v
.............................................\.......\EX_stage.v
.............................................\.......\ID_stage.v
.............................................\.......\IF_stage.v
.............................................\.......\memory.v
.............................................\.......\MEM_stage.v
.............................................\.......\mem_wrapper.v
.............................................\.......\opcode.v
.............................................\.......\regfiles.v
.............................................\.......\WB_stage.v
.............................................\测试程序src\dlx_tb.v
.............................................\...........\memfile.dat
.............................................\截图
.............................................\所有src
.............................................\测试程序src
12060006 陈祥 体系结构第五次实验（DLX流水线）