文件名称:Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Ex
介绍说明－－下载内容均来自于网络，请自行研究使用
来自于ALTERA官方网站。
本文档详细介绍怎样利用MAX® II CPLD 来实现脉冲宽度调制(PWM)。本设计还利用了MAX II CPLD 的内部用户闪存振荡器，不需要采用专门的外部时钟。
附有verilog源程序。-From ALTERA website. This document details how to use the MAX ® II CPLD to implement pulse width modulation (PWM). This design also uses the MAX II CPLD' s internal oscillator user flash memory, without using a special external clock. With verilog source.
本文档详细介绍怎样利用MAX® II CPLD 来实现脉冲宽度调制(PWM)。本设计还利用了MAX II CPLD 的内部用户闪存振荡器，不需要采用专门的外部时钟。
附有verilog源程序。-From ALTERA website. This document details how to use the MAX ® II CPLD to implement pulse width modulation (PWM). This design also uses the MAX II CPLD' s internal oscillator user flash memory, without using a special external clock. With verilog source.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
利用MAX II CPLD 实现 脉冲宽度调制.pdf
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\code\pwm_main.v
.............................................................\modelsim\pulse_width_modulator.cr.mti
.............................................................\........\pulse_width_modulator.mpf
.............................................................\........\pwm_main.v
.............................................................\........\pwm_sim.cr.mti
.............................................................\........\pwm_sim.mpf
.............................................................\........\test_pwm.v
.............................................................\........\wave.bmp
.............................................................\........\wave.do
.............................................................\........\wave2.bmp
.............................................................\........\wave2.do
.............................................................\........\wave3.bmp
.............................................................\........\wave3.do
.............................................................\........\wave4.bmp
.............................................................\........\wave4.do
.............................................................\........\wave5.bmp
.............................................................\........\wave5.do
.............................................................\........\.ork\altufm_osc0_altufm_osc_1p3\verilog.asm
.............................................................\........\....\..........................\_primary.dat
.............................................................\........\....\..........................\_primary.vhd
.............................................................\........\....\clkgen\verilog.asm
.............................................................\........\....\......\_primary.dat
.............................................................\........\....\......\_primary.vhd
.............................................................\........\....\..._gen\verilog.asm
.............................................................\........\....\.......\_primary.dat
.............................................................\........\....\.......\_primary.vhd
.............................................................\........\....\dutycycle\verilog.asm
.............................................................\........\....\.........\_primary.dat
.............................................................\........\....\.........\_primary.vhd
.............................................................\........\....\...._cycle\verilog.asm
.............................................................\........\....\..........\_primary.dat
.............................................................\........\....\..........\_primary.vhd
.............................................................\........\....\pwm_gen\verilog.asm
.............................................................\........\....\.......\_primary.dat
.............................................................\........\....\.......\_primary.vhd
.............................................................\........\....\....main\verilog.asm
.............................................................\........\....\........\_primary.dat
.............................................................\........\....\........\_primary.vhd
.............................................................\........\....\test_pwm\verilog.asm
.............................................................\........\....\........\_primary.dat
.............................................................\........\....\........\_primary.vhd
.............................................................\........\....\_info
.............................................................\quartus\db\pwm_main.db_info
.............................................................\.......\..\pwm_mai
AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\code\pwm_main.v
.............................................................\modelsim\pulse_width_modulator.cr.mti
.............................................................\........\pulse_width_modulator.mpf
.............................................................\........\pwm_main.v
.............................................................\........\pwm_sim.cr.mti
.............................................................\........\pwm_sim.mpf
.............................................................\........\test_pwm.v
.............................................................\........\wave.bmp
.............................................................\........\wave.do
.............................................................\........\wave2.bmp
.............................................................\........\wave2.do
.............................................................\........\wave3.bmp
.............................................................\........\wave3.do
.............................................................\........\wave4.bmp
.............................................................\........\wave4.do
.............................................................\........\wave5.bmp
.............................................................\........\wave5.do
.............................................................\........\.ork\altufm_osc0_altufm_osc_1p3\verilog.asm
.............................................................\........\....\..........................\_primary.dat
.............................................................\........\....\..........................\_primary.vhd
.............................................................\........\....\clkgen\verilog.asm
.............................................................\........\....\......\_primary.dat
.............................................................\........\....\......\_primary.vhd
.............................................................\........\....\..._gen\verilog.asm
.............................................................\........\....\.......\_primary.dat
.............................................................\........\....\.......\_primary.vhd
.............................................................\........\....\dutycycle\verilog.asm
.............................................................\........\....\.........\_primary.dat
.............................................................\........\....\.........\_primary.vhd
.............................................................\........\....\...._cycle\verilog.asm
.............................................................\........\....\..........\_primary.dat
.............................................................\........\....\..........\_primary.vhd
.............................................................\........\....\pwm_gen\verilog.asm
.............................................................\........\....\.......\_primary.dat
.............................................................\........\....\.......\_primary.vhd
.............................................................\........\....\....main\verilog.asm
.............................................................\........\....\........\_primary.dat
.............................................................\........\....\........\_primary.vhd
.............................................................\........\....\test_pwm\verilog.asm
.............................................................\........\....\........\_primary.dat
.............................................................\........\....\........\_primary.vhd
.............................................................\........\....\_info
.............................................................\quartus\db\pwm_main.db_info
.............................................................\.......\..\pwm_mai