文件名称:ise
介绍说明--下载内容均来自于网络,请自行研究使用
xilinx的时序约束实验,通过阅读本文档,你可以用全局时序约束来轻松提高已有的项目的系统时钟频率,同时你还可以用映射后静态时序报告以及布局布线后静态时序报告来分析你的设计性能-Xilinx timing constraints of the experiment, by reading this document, you can use the overall timing constraints to easily enhance existing projects the system clock frequency, at the same time you can also use static timing report after mapping, as well as after placement and routing static timing analysis report to you design performance
相关搜索: ise
xilinx
ISE
时序约束
xilinx
xilinx
timing
constrain
Timing
Constraints
ISE
13
xilinx
DCM
xilinx
timing
constraints
Timing
Constraints
Xilinx
xilinx
ISE
时序约束
xilinx
xilinx
timing
constrain
Timing
Constraints
ISE
13
xilinx
DCM
xilinx
timing
constraints
Timing
Constraints
Xilinx
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ise.pdf