文件名称:can_IPCORE
介绍说明--下载内容均来自于网络,请自行研究使用
CAN总线IPCORE,采用Verilog HDL语言实现。-CAN bus IPCORE, using Verilog HDL language.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
bench
.....\verilog
.....\.......\can_testbench.v
.....\.......\can_testbench_defines.v
.....\.......\CVS
.....\.......\...\Entries
.....\.......\...\Repository
.....\.......\...\Root
.....\.......\timescale.v
rtl
...\verilog
...\.......\can_acf.v
...\.......\can_bsp.v
...\.......\can_btl.v
...\.......\can_crc.v
...\.......\can_defines.v
...\.......\can_fifo.v
...\.......\can_ibo.v
...\.......\can_register.v
...\.......\can_registers.v
...\.......\can_register_asyn.v
...\.......\can_register_asyn_syn.v
...\.......\can_register_syn.v
...\.......\can_top.v
...\.......\CVS
...\.......\...\Entries
...\.......\...\Repository
...\.......\...\Root
...\.......\README.txt
.....\verilog
.....\.......\can_testbench.v
.....\.......\can_testbench_defines.v
.....\.......\CVS
.....\.......\...\Entries
.....\.......\...\Repository
.....\.......\...\Root
.....\.......\timescale.v
rtl
...\verilog
...\.......\can_acf.v
...\.......\can_bsp.v
...\.......\can_btl.v
...\.......\can_crc.v
...\.......\can_defines.v
...\.......\can_fifo.v
...\.......\can_ibo.v
...\.......\can_register.v
...\.......\can_registers.v
...\.......\can_register_asyn.v
...\.......\can_register_asyn_syn.v
...\.......\can_register_syn.v
...\.......\can_top.v
...\.......\CVS
...\.......\...\Entries
...\.......\...\Repository
...\.......\...\Root
...\.......\README.txt