资源列表

« 1 2 ... .03 .04 .05 .06 .07 3808.09 .10 .11 .12 .13 ... 4311 »

[VHDL编程StateMachine

说明:典型的状态机,简单的状态机可以不需要编码,也可以采用one-hot编码方式,如果状态很多时,采用格雷码,能有效避免亚稳态。-A typical state machine, a simple state machine can do without coding, can also be used one-hot encoding, if the state in many cases, the use of Gray code, ca
<吴长瑞> 在 2024-11-18 上传 | 大小:1kb | 下载:0

[VHDL编程l2woM1Nz

说明:一些比较实用的例子,希望能给大家带来帮助。-Some more practical examples, we hope that they will be helpful.
<晓贞> 在 2024-11-18 上传 | 大小:493kb | 下载:0

[VHDL编程Bluetooth

说明:
<lijun> 在 2024-11-18 上传 | 大小:13kb | 下载:0

[VHDL编程AVR_Core

说明:AVR_Core IP CORE .VERY GOOD AS A STUDY FILE-AVR_Core IP CORE. VERY GOOD AS A STUDY FILE
<lijun> 在 2024-11-18 上传 | 大小:68kb | 下载:0

[VHDL编程can

说明:can IP CORE .VERY GOOD AS A STUDY FILE-can IP CORE. VERY GOOD AS A STUDY FILE
<lijun> 在 2024-11-18 上传 | 大小:96kb | 下载:0

[VHDL编程Embedded_risc

说明:Embedded_risc IP CORE .VERY GOOD AS A STUDY FILE-Embedded_risc IP CORE. VERY GOOD AS A STUDY FILE
<lijun> 在 2024-11-18 上传 | 大小:124kb | 下载:0

[VHDL编程Keyboardcontroller

说明:keyboardcontroller IP CORE .VERY GOOD AS A STUDY FILE-keyboardcontroller IP CORE. VERY GOOD AS A STUDY FILE
<lijun> 在 2024-11-18 上传 | 大小:7kb | 下载:0

[VHDL编程FFTProcessor

说明:IP CORE .VERY GOOD AS A STUDY FILE-IP CORE. VERY GOOD AS A STUDY FILE
<lijun> 在 2024-11-18 上传 | 大小:1.01mb | 下载:0

[VHDL编程firewire

说明:IP CORE .VERY GOOD AS A STUDY FILE-IP CORE. VERY GOOD AS A STUDY FILE
<lijun> 在 2024-11-18 上传 | 大小:103kb | 下载:0

[VHDL编程VHDLtlight

说明:智能控制交通灯。分主路辅路,当辅路无车时主路保持绿灯,当辅路有车通过时辅路亮绿灯,并且在最短五秒钟之后或者20秒之内返回原来的状态。-Intelligent control of traffic lights. At the main road and side roads, as roads without the green light when the main road to maintain, when the roads w
<小白> 在 2024-11-18 上传 | 大小:2kb | 下载:0

[VHDL编程ask

说明:提供一个把通信中ASK调制用VHDL来实现的例子,内附有相应的VHDL源程序。-To provide a communication ASK modulation achieved using VHDL example, enclosing a corresponding VHDL source code.
<靳朝> 在 2024-11-18 上传 | 大小:65kb | 下载:0

[VHDL编程run_watch

说明:提供一个数字秒表的EDA设计实例,内故有VHDL源代码,并有运行仿真图。-To provide a digital stopwatch the EDA design example, it is within the VHDL source code, and run the simulation of Fig.
<靳朝> 在 2024-11-18 上传 | 大小:60kb | 下载:0
« 1 2 ... .03 .04 .05 .06 .07 3808.09 .10 .11 .12 .13 ... 4311 »

源码中国 www.ymcn.org