资源列表

« 1 2 ... .29 .30 .31 .32 .33 3734.35 .36 .37 .38 .39 ... 4311 »

[VHDL编程VHDL_ALTERA_Max-EPM570_Frequency_meter

说明:Source code for ALTERA chip - Max-II-EPM570, VHDL - Frequency_meter
<Raminiut> 在 2024-11-19 上传 | 大小:438kb | 下载:0

[VHDL编程VHDL_ALTERA_Max-EPM570-BELL

说明:ALTERA MAX-II-EPM570 VHDL Source code Bell , shematic 21EDA-ALTERA MAX-II-EPM570 VHDL Source code Bell , shematic 21EDA
<Raminiut> 在 2024-11-19 上传 | 大小:265kb | 下载:0

[VHDL编程VHDL_ALTERA_MAX-EPM570-DAC0832

说明:ALTERA MAX-II-EPM570 VHDL Source code DAC0832 , shematic 21EDA-ALTERA MAX-II-EPM570 VHDL Source code DAC0832 , shematic 21EDA
<Raminiut> 在 2024-11-19 上传 | 大小:211kb | 下载:0

[VHDL编程VHDL_ALTERA_MAX-EPM570-key_Digital-tube-display.r

说明:ALTERA MAX-II-EPM570 VHDL Source code key_Digital-tube-display , shematic 21EDA-ALTERA MAX-II-EPM570 VHDL Source code key_Digital-tube-display , shematic 21EDA
<Raminiut> 在 2024-11-19 上传 | 大小:163kb | 下载:0

[VHDL编程VHDL_ALTERA_MAX-EPM570-RS232_USB-TTL

说明:ALTERA MAX-II-EPM570 VHDL example RS232_USB-TTL schematic 21EDA.-ALTERA MAX-II-EPM570 VHDL example RS232_USB-TTL schematic 21EDA.
<Raminiut> 在 2024-11-19 上传 | 大小:468kb | 下载:0

[VHDL编程VHDL-Lab1

说明:It is a good programming tech to design fpgas and ICs.
<Madan Neupane> 在 2024-11-19 上传 | 大小:607kb | 下载:0

[VHDL编程VHDL-lab4

说明:VHDL stands for Very High speed IC Hardware descr iption language.
<Madan Neupane> 在 2024-11-19 上传 | 大小:348kb | 下载:0

[VHDL编程bpsk

说明:BPSK- Design and implementation of BSPK modulation and demodulation.. using sine wave-BPSK- Design and implementation of BSPK modulation and demodulation.. using sine wave..
<kalyan> 在 2024-11-19 上传 | 大小:297kb | 下载:0

[VHDL编程dmf_vhdl

说明:digital Matched Filter design - including the clock synchronization of the design and its implementation-digital Matched Filter design - including the clock synchronization of the design and its implementation..
<kalyan> 在 2024-11-19 上传 | 大小:413kb | 下载:0

[VHDL编程dptaal

说明:Design of Adiabatic logic using VHDL
<kalyan> 在 2024-11-19 上传 | 大小:347kb | 下载:0

[VHDL编程COMB

说明:We use port map statement to achieve the structural model (components instantiations). The following example shows how to write the program to incorporate multiple components in the design of a more complex circuit. In o
<sam> 在 2024-11-19 上传 | 大小:1kb | 下载:0

[VHDL编程CALIBRATION

说明:Calibration is a comparison between measurements – one of known magnitude or correctness made or set with one device and another measurement made in as similar a way as possible with a second device. The device with the
<GOPALAKRISHNAN E> 在 2024-11-19 上传 | 大小:1kb | 下载:0
« 1 2 ... .29 .30 .31 .32 .33 3734.35 .36 .37 .38 .39 ... 4311 »

源码中国 www.ymcn.org