资源列表

« 1 2 ... .12 .13 .14 .15 .16 3317.18 .19 .20 .21 .22 ... 4311 »

[VHDL编程XC3S700_LCD_Test

说明:红色飓风3S700AN开发板LCD测试例程-Red Hurricane 3S700AN ​ ​ LCD development board test code
<Eddie> 在 2025-02-01 上传 | 大小:711kb | 下载:0

[VHDL编程XC3S700_AUDIO

说明:红色飓风3S700AN开发板音频编解码测试例程-Red Hurricane 3S700AN ​ ​ development board audio codec test code
<Eddie> 在 2025-02-01 上传 | 大小:2.27mb | 下载:0

[VHDL编程XC3S700_PS2_Test

说明:红色飓风3S700AN开发板PS2接口测试例程-Red Hurricane 3S700AN ​ ​ PS2 interface development board test code
<Eddie> 在 2025-02-01 上传 | 大小:1.44mb | 下载:0

[VHDL编程XC3S700_7SEG_Test

说明:红色飓风3S700AN开发板LED数码管测试例程-Red Hurricane 3S700AN ​ ​ development board seg LED test code
<Eddie> 在 2025-02-01 上传 | 大小:528kb | 下载:0

[VHDL编程pn_combine

说明:pn码生成以及误码率检测程序,开发环境为Altera-pn code generation and BER testing procedures, development environment for Altera
<Shawn Chen> 在 2025-02-01 上传 | 大小:14.7mb | 下载:0

[VHDL编程DE2_SD_Card_Audio

说明:DE2_SD_Card_Audio程序,有简单的播放,快进,快退,随即循环顺序播放-DE2_SD_Card_Audio procedures, a simple play, fast forward, rewind, then loop order of play
<张皮有> 在 2025-02-01 上传 | 大小:15.6mb | 下载:0

[VHDL编程qjq

说明:通过ISE软件采用VHDL语言实现1位全加器的功能-Through the ISE software using VHDL language a full adder function
<卢晓伟> 在 2025-02-01 上传 | 大小:3kb | 下载:0

[VHDL编程itc99-poli2-vhd.tar

说明:VHDL source code of the ITC -VHDL source code of the ITC 99
<vivo> 在 2025-02-01 上传 | 大小:64kb | 下载:0

[VHDL编程D_FF_ok_D

说明:Learning FPGA students can see, this code USES VHDL language to write D flip-flop, not only can learn QUARTUS software, also can better enhance the digital circuit design.
<朱家林> 在 2025-02-01 上传 | 大小:102kb | 下载:0

[VHDL编程full_add4_ok_

说明:Learning FPGA students can see, this code USES VHDL language to write four full adder, not only can learn QUARTUS software, also can better enhance the digital circuit design.
<朱家林> 在 2025-02-01 上传 | 大小:137kb | 下载:0

[VHDL编程pwm_ok_PWM

说明:Learning FPGA students can see, this code written by PWM generator using VHDL language, not only can learn QUARTUS software, also can better enhance the digital circuit design.
<朱家林> 在 2025-02-01 上传 | 大小:166kb | 下载:0

[VHDL编程odd_div_ok_

说明:Learning FPGA students can see, this code USES the VHDL language written by an odd number of frequency divider, not only can learn QUARTUS software, also can better enhance the digital circuit design.
<朱家林> 在 2025-02-01 上传 | 大小:644kb | 下载:0
« 1 2 ... .12 .13 .14 .15 .16 3317.18 .19 .20 .21 .22 ... 4311 »

源码中国 www.ymcn.org