资源列表

« 1 2 ... .59 .60 .61 .62 .63 1164.65 .66 .67 .68 .69 ... 4311 »

[VHDL编程kj

说明:FPGA环境下学习用verilog hdc编程,可快速入门 的ppt-FPGA environment for learning programming with verilog hdc, fast entry of ppt
<RUI> 在 2025-04-24 上传 | 大小:10.32mb | 下载:0

[VHDL编程zyg

说明:用VHDL控制液晶显示。下面就发一个去年参加CPLD竞赛时编写的一个显示模块。当然,不具通用性,但其中的总控制台方法是原创的,我认为很好用。有空我会梳理出一个通用的流程图,以便广大网友交流学习。
<张云贵> 在 2025-04-24 上传 | 大小:2kb | 下载:0

[VHDL编程Priority_Encoder

说明:Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and converts them to a single encoded output
<VLSI> 在 2025-04-24 上传 | 大小:13kb | 下载:0

[VHDL编程Encoder_Using_Assign_Statement

说明:Encoder Using Assign Statements: Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and conve
<VLSI> 在 2025-04-24 上传 | 大小:10kb | 下载:0

[VHDL编程electroniccodelockvhdl

说明:vhdl的电子密码锁This is based on the electronic code lock vhdl curriculum design code- the electronic code lock vhdl curriculum design code
<haodiangei> 在 2025-04-24 上传 | 大小:2kb | 下载:0

[VHDL编程cpu_design

说明:包括很多种设计方案,其中复杂cpu满足乘除运算,同时设计中包含设计报告模板。-Including many kinds of designs, which cpu to meet the complex multiplication and division operation at the same time the design includes the design report templates.
<商客> 在 2025-04-24 上传 | 大小:41.65mb | 下载:0

[VHDL编程vhdl_pgms2

说明:certain vhdl programs like addition, division, difference etc that can help beginers
<Sivraj P> 在 2025-04-24 上传 | 大小:4kb | 下载:0

[VHDL编程WallaceTreeImplementationInVHDL

说明:Wallace Tree Implementation in VHDL WT is one of the fastest way to implement multiplication of numbers in hardware design. (Optimized version) Tested in Altera 3.5u board by MonteCristo (H.U.T)
<montecristo> 在 2025-04-24 上传 | 大小:6kb | 下载:0

[VHDL编程sdram_pci

说明:基于SDRAM的PCI采集程序,PCI9054控制器+SDRAM控制器Verilog源代码,,已经SignalTap调试通过。-SDRAM PCI-based acquisition program, PCI9054 Controller+ SDRAM controller Verilog source code, has SignalTap through debugging.
<wangbo> 在 2025-04-24 上传 | 大小:3.02mb | 下载:0

[VHDL编程code_huffman

说明:this code implements huffman coding on Xilinx FPGA.the code is designed for Xilinx SDK
<tronix> 在 2025-04-24 上传 | 大小:2kb | 下载:0

[VHDL编程lightflu

说明:用Verilog写的一个流水灯程序,实现8位led灯循环点亮!-Written with a flowing light Verilog program, to achieve 8 led light cycle light!
<ye> 在 2025-04-24 上传 | 大小:271kb | 下载:0

[VHDL编程xapp753

说明:FPGA Interface to the TMSC6000 DSP Platform Using EMIF
<jhjkhjnh> 在 2025-04-24 上传 | 大小:1.58mb | 下载:0
« 1 2 ... .59 .60 .61 .62 .63 1164.65 .66 .67 .68 .69 ... 4311 »

源码中国 www.ymcn.org