文件名称:Advanced-Digital-Design-with-the-Verilog-HDL-CODE.
介绍说明－－下载内容均来自于网络，请自行研究使用
《Verilog HDL高级数字系统设计》（Michael D. Ciletti著）
Verilog HDL源代码-" Verilog HDL Advanced Digital System Design" (Michael D. Ciletti a) Verilog HDL source code
Verilog HDL源代码-" Verilog HDL Advanced Digital System Design" (Michael D. Ciletti a) Verilog HDL source code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Advanced Digital Design with the Verilog HDL 源码 （ Michael D. Ciletti）\Advanced Digital Design with the Verilog HDL源码\Chapter 10\ADDVB_Models_10.doc
.........................................................................\................................................\..........\Dividers\Divider_RR_STG.v
.........................................................................\................................................\..........\........\Divider_STG_0.v
.........................................................................\................................................\..........\........\Divider_STG_0_sub.v
.........................................................................\................................................\..........\........\Divider_STG_1.v
.........................................................................\................................................\..........\........\t_Divider_RR_STG.v
.........................................................................\................................................\..........\........\_vti_cnf\Divider_RR_STG.v
.........................................................................\................................................\..........\........\........\Divider_STG_0.v
.........................................................................\................................................\..........\........\........\Divider_STG_0_sub.v
.........................................................................\................................................\..........\........\........\Divider_STG_1.v
.........................................................................\................................................\..........\........\........\t_Divider_RR_STG.v
.........................................................................\................................................\..........\Multipliers\Multiplier_ASM_0.v
.........................................................................\................................................\..........\...........\Multiplier_ASM_1.v
.........................................................................\................................................\..........\...........\Multiplier_Booth_STG_0.v
.........................................................................\................................................\..........\...........\Multiplier_Implicit_1.v
.........................................................................\................................................\..........\...........\Multiplier_Implicit_2.v
.........................................................................\................................................\..........\...........\Multiplier_RR_ASM.v
.........................................................................\................................................\..........\...........\Multiplier_STG_0.v
.........................................................................\................................................\..........\...........\Multiplier_STG_1.v
.........................................................................\................................................\..........\...........\Radix_4__STG_0.v
.........................................................................\................................................\..........\...........\_vti_cnf\Multiplier_ASM_0.v
.........................................................................\................................................\..........\...........\........\Multiplier_ASM_1.v
.........................................................................\................................................\..........\...........\........\Multiplier_Booth_STG_0.v
.........................................................................\................................................\..........\...........\........\Multiplier_Implicit_1.v
.........................................................................\..........
.........................................................................\................................................\..........\Dividers\Divider_RR_STG.v
.........................................................................\................................................\..........\........\Divider_STG_0.v
.........................................................................\................................................\..........\........\Divider_STG_0_sub.v
.........................................................................\................................................\..........\........\Divider_STG_1.v
.........................................................................\................................................\..........\........\t_Divider_RR_STG.v
.........................................................................\................................................\..........\........\_vti_cnf\Divider_RR_STG.v
.........................................................................\................................................\..........\........\........\Divider_STG_0.v
.........................................................................\................................................\..........\........\........\Divider_STG_0_sub.v
.........................................................................\................................................\..........\........\........\Divider_STG_1.v
.........................................................................\................................................\..........\........\........\t_Divider_RR_STG.v
.........................................................................\................................................\..........\Multipliers\Multiplier_ASM_0.v
.........................................................................\................................................\..........\...........\Multiplier_ASM_1.v
.........................................................................\................................................\..........\...........\Multiplier_Booth_STG_0.v
.........................................................................\................................................\..........\...........\Multiplier_Implicit_1.v
.........................................................................\................................................\..........\...........\Multiplier_Implicit_2.v
.........................................................................\................................................\..........\...........\Multiplier_RR_ASM.v
.........................................................................\................................................\..........\...........\Multiplier_STG_0.v
.........................................................................\................................................\..........\...........\Multiplier_STG_1.v
.........................................................................\................................................\..........\...........\Radix_4__STG_0.v
.........................................................................\................................................\..........\...........\_vti_cnf\Multiplier_ASM_0.v
.........................................................................\................................................\..........\...........\........\Multiplier_ASM_1.v
.........................................................................\................................................\..........\...........\........\Multiplier_Booth_STG_0.v
.........................................................................\................................................\..........\...........\........\Multiplier_Implicit_1.v
.........................................................................\..........