文件名称:demo_24c01a
介绍说明--下载内容均来自于网络,请自行研究使用
24C01A的Verilog HDL仿真代码,用于I2C接口模块的测试,由北京邮电大学《VerilogHDL设计与EDA技术基础》教师编写-24C01A simulation of Verilog HDL code for the I2C interface module of the test, by the Beijing University of Posts and Telecommunications VerilogHDL design and EDA technology infrastructure Teacher preparation
(系统自动生成,下载前可以参看下载内容)
下载文件列表
demo_24c01a.v