文件名称:verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
题目在压缩包中,如：设计4 位超前进位加法器。并给出测试模块和测试分析结
果。 -topic in the packet
果。 -topic in the packet
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lyl\2011_春季学期_数字系统设计作业_for_students_a.pdf
...\baolu.cr.mti
...\baolu.mpf
...\baolu1.v
...\baolu1.v.bak
...\baolu10.v
...\baolu10.v.bak
...\baolu10test.v
...\baolu11.v
...\baolu11test.v
...\baolu12.v
...\baolu12.v.bak
...\baolu12test.v
...\baolu12test.v.bak
...\baolu13.v
...\baolu13test.v
...\baolu14.v
...\baolu14test.v
...\baolu14test.v.bak
...\baolu15.v
...\baolu15test.v
...\baolu15test.v.bak
...\baolu16.v
...\baolu16test.v
...\baolu17.v
...\baolu17test.v
...\baolu18.v
...\baolu18test.v
...\baolu18test.v.bak
...\baolu2
...\baolu2.v
...\baolu2test.v
...\baolu2test.v.bak
...\baolu3.v
...\baolu3.v.bak
...\baolu3test.v
...\baolu3test.v.bak
...\baolu4a.v
...\baolu4a.v.bak
...\baolu4atest.v
...\baolu4atest.v.bak
...\baolu4b.v
...\baolu4b.v.bak
...\baolu4btest.v
...\baolu4btest.v.bak
...\baolu5.v
...\baolu5.v.bak
...\baolu5test.v
...\baolu5test.v.bak
...\baolu6.v
...\baolu6test.v
...\baolu6test.v.bak
...\baolu7.v
...\baolu7.v.bak
...\baolu7test.v
...\baolu7test.v.bak
...\baolu8.v
...\baolu8test.v
...\baolu8test.v.bak
...\baolu9.v
...\baolu9test.v
...\lyl.cr.mti
...\lyl.mpf
...\Untitled-2
...\Untitled-2.bak
...\vsim.wlf
...\work\@a@l@u\verilog.asm
...\....\......\_primary.dat
...\....\......\_primary.vhd
...\....\decoder16b\verilog.asm
...\....\..........\_primary.dat
...\....\..........\_primary.vhd
...\....\..._counter\_primary.dat
...\....\...........\_primary.vhd
...\....\seq_detect\verilog.asm
...\....\..........\_primary.dat
...\....\..........\_primary.vhd
...\....\.hift_counter\verilog.asm
...\....\.............\_primary.dat
...\....\.............\_primary.vhd
...\....\.ram\verilog.asm
...\....\....\_primary.dat
...\....\....\_primary.vhd
...\....\tb_@a@l@u\verilog.asm
...\....\.........\_primary.dat
...\....\.........\_primary.vhd
...\....\......u@l\verilog.asm
...\....\.........\_primary.dat
...\....\.........\_primary.vhd
...\....\...decoder16b\verilog.asm
...\....\.............\_primary.dat
...\....\.............\_primary.vhd
...\....\......_counter\_primary.dat
...\....\..............\_primary.vhd
...\....\...seq_detect\verilog.asm
...\....\.............\_primary.dat
...\....\.............\_primary.vhd
...\....\....hift_counter\verilog.asm
...\....\................\_primary.dat
...\....\................\_primary.vhd
...\baolu.cr.mti
...\baolu.mpf
...\baolu1.v
...\baolu1.v.bak
...\baolu10.v
...\baolu10.v.bak
...\baolu10test.v
...\baolu11.v
...\baolu11test.v
...\baolu12.v
...\baolu12.v.bak
...\baolu12test.v
...\baolu12test.v.bak
...\baolu13.v
...\baolu13test.v
...\baolu14.v
...\baolu14test.v
...\baolu14test.v.bak
...\baolu15.v
...\baolu15test.v
...\baolu15test.v.bak
...\baolu16.v
...\baolu16test.v
...\baolu17.v
...\baolu17test.v
...\baolu18.v
...\baolu18test.v
...\baolu18test.v.bak
...\baolu2
...\baolu2.v
...\baolu2test.v
...\baolu2test.v.bak
...\baolu3.v
...\baolu3.v.bak
...\baolu3test.v
...\baolu3test.v.bak
...\baolu4a.v
...\baolu4a.v.bak
...\baolu4atest.v
...\baolu4atest.v.bak
...\baolu4b.v
...\baolu4b.v.bak
...\baolu4btest.v
...\baolu4btest.v.bak
...\baolu5.v
...\baolu5.v.bak
...\baolu5test.v
...\baolu5test.v.bak
...\baolu6.v
...\baolu6test.v
...\baolu6test.v.bak
...\baolu7.v
...\baolu7.v.bak
...\baolu7test.v
...\baolu7test.v.bak
...\baolu8.v
...\baolu8test.v
...\baolu8test.v.bak
...\baolu9.v
...\baolu9test.v
...\lyl.cr.mti
...\lyl.mpf
...\Untitled-2
...\Untitled-2.bak
...\vsim.wlf
...\work\@a@l@u\verilog.asm
...\....\......\_primary.dat
...\....\......\_primary.vhd
...\....\decoder16b\verilog.asm
...\....\..........\_primary.dat
...\....\..........\_primary.vhd
...\....\..._counter\_primary.dat
...\....\...........\_primary.vhd
...\....\seq_detect\verilog.asm
...\....\..........\_primary.dat
...\....\..........\_primary.vhd
...\....\.hift_counter\verilog.asm
...\....\.............\_primary.dat
...\....\.............\_primary.vhd
...\....\.ram\verilog.asm
...\....\....\_primary.dat
...\....\....\_primary.vhd
...\....\tb_@a@l@u\verilog.asm
...\....\.........\_primary.dat
...\....\.........\_primary.vhd
...\....\......u@l\verilog.asm
...\....\.........\_primary.dat
...\....\.........\_primary.vhd
...\....\...decoder16b\verilog.asm
...\....\.............\_primary.dat
...\....\.............\_primary.vhd
...\....\......_counter\_primary.dat
...\....\..............\_primary.vhd
...\....\...seq_detect\verilog.asm
...\....\.............\_primary.dat
...\....\.............\_primary.vhd
...\....\....hift_counter\verilog.asm
...\....\................\_primary.dat
...\....\................\_primary.vhd