文件名称:Pipelined-MIPS

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [ASM] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 179kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • t**
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

MIPS架构5级流水线设计,支持常用的整数指令。-5-stage pipeline MIPS architecture designed to support common integer instructions.
相关搜索: MIPS
5
STAGE
PIPELINE

(系统自动生成,下载前可以参看下载内容)

下载文件列表

Pipelined MIPS\resource\alu.v

..............\........\alu_dec.v

..............\........\arithmetic_unit.v

..............\........\control_unit.v

..............\........\data_path.v

..............\........\dec.v

..............\........\equal.v

..............\........\full_adder.v

..............\........\hazard_unit.v

..............\........\imm_extension.v

..............\........\instr_reg.v

..............\........\logic_unit.v

..............\........\main_dec.v

..............\........\mux2.v

..............\........\mux3.v

..............\........\pc_adder.v

..............\........\regfile.v

..............\........\reg_.v

..............\........\reg_en.v

..............\simulation\Pipeline MIPS.cr.mti

..............\..........\Pipeline MIPS.mpf

..............\..........\vish_stacktrace.vstf

..............\..........\vsim.wlf

..............\..........\work\alu\verilog.asm

..............\..........\....\...\verilog.rw

..............\..........\....\...\_primary.dat

..............\..........\....\...\_primary.dbs

..............\..........\....\...\_primary.vhd

..............\..........\....\..._dec\verilog.asm

..............\..........\....\.......\verilog.rw

..............\..........\....\.......\_primary.dat

..............\..........\....\.......\_primary.dbs

..............\..........\....\.......\_primary.vhd

..............\..........\....\.rithmetic_unit\verilog.asm

..............\..........\....\...............\verilog.rw

..............\..........\....\...............\_primary.dat

..............\..........\....\...............\_primary.dbs

..............\..........\....\...............\_primary.vhd

..............\..........\....\control_unit\verilog.asm

..............\..........\....\............\verilog.rw

..............\..........\....\............\_primary.dat

..............\..........\....\............\_primary.dbs

..............\..........\....\............\_primary.vhd

..............\..........\....\data_memory\verilog.asm

..............\..........\....\...........\verilog.rw

..............\..........\....\...........\_primary.dat

..............\..........\....\...........\_primary.dbs

..............\..........\....\...........\_primary.vhd

..............\..........\....\.....path\verilog.asm

..............\..........\....\.........\verilog.rw

..............\..........\....\.........\_primary.dat

..............\..........\....\.........\_primary.dbs

..............\..........\....\.........\_primary.vhd

..............\..........\....\.ec\verilog.asm

..............\..........\....\...\verilog.rw

..............\..........\....\...\_primary.dat

..............\..........\....\...\_primary.dbs

..............\..........\....\...\_primary.vhd

..............\..........\....\equal\verilog.asm

..............\..........\....\.....\verilog.rw

..............\..........\....\.....\_primary.dat

..............\..........\....\.....\_primary.dbs

..............\..........\....\.....\_primary.vhd

..............\..........\....\full_adder\verilog.asm

..............\..........\....\..........\verilog.rw

..............\..........\....\..........\_primary.dat

..............\..........\....\..........\_primary.dbs

..............\..........\....\..........\_primary.vhd

..............\..........\....\hazard_unit\verilog.asm

..............\..........\....\...........\verilog.rw

..............\..........\....\...........\_primary.dat

..............\..........\....\...........\_primary.dbs

..............\..........\....\...........\_primary.vhd

..............\..........\....\imm_extension\verilog.asm

..............\..........\....\.............\verilog.rw

..............\..........\....\.............\_primary.dat

..............\..........\....\.............\_primary.dbs

..............\..........\....\.............\_primary.vhd

..............\..........\....\.nstruction_memory\verilog.asm

..............\..........\....\..................\verilog.rw

..............\..........\....\..................\_primary.dat

..............\..........\....\..................\_primary.dbs

..............\..........\....\..................\_primary.vhd

.............

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org