文件名称:clock
介绍说明－－下载内容均来自于网络，请自行研究使用
clockVHDL数字钟模块CNT60_2 该模块为60进制计数器，计时输出为秒的数值，在计时到59时送出进位信号CO,因为硬件有延时，所以模块CNT60_2在此模块变为00时加1，符合实际。-clockVHDLCapable of normal hours, minutes, seconds, chronograph functions, six digital tube display 24h, 60min, 60s.
Sa key is pressed, the timer increments rapidly, and 24h cycle timing back to 00 full 23h
Sa key is pressed, the timer increments rapidly, and 24h cycle timing back to 00 full 23h
(系统自动生成,下载前可以参看下载内容)
下载文件列表
clock.qpf