文件名称:DE2_TV(AV_VGA)
介绍说明－－下载内容均来自于网络，请自行研究使用
基于DE2-70的VGA图像处理，采用verilog语言编写-Based on the DE2-70 VGA image processing, using verilog language
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DE2_TV(AV_VGA)\.sopc_builder\filters.xml
..............\AUDIO_DAC.v
..............\cmp_state.ini
..............\db\DE2_TV.cbx.xml
..............\..\DE2_TV.cmp.rdb
..............\..\DE2_TV.db_info
..............\..\DE2_TV.eco.cdb
..............\..\DE2_TV.hif
..............\..\DE2_TV.map.qmsg
..............\..\DE2_TV.map_bb.hdb
..............\..\DE2_TV.rom0_AUDIO_DAC_1ed7bfc5.hdl.mif
..............\..\DE2_TV.sld_design_entry.sci
..............\..\DE2_TV.smart_action.txt
..............\..\DE2_TV.tis_db_list.ddb
..............\..\logic_util_heursitic.dat
..............\..\prev_cmp_DE2_TV.map.qmsg
..............\..\prev_cmp_DE2_TV.qmsg
..............\DE2_TV.asm.rpt
..............\DE2_TV.cdf
..............\DE2_TV.done
..............\DE2_TV.fit.summary
..............\DE2_TV.flow.rpt
..............\DE2_TV.map.rpt
..............\DE2_TV.map.summary
..............\DE2_TV.qpf
..............\DE2_TV.qsf
..............\DE2_TV.tan.summary
..............\DE2_TV.v
..............\dul_port_c1024.v
..............\I2C_AV_Config.v
..............\I2C_Controller.v
..............\incremental_db\README
..............\itu_r656_decoder.v
..............\LCD_Controller.v
..............\LCD_TEST.v
..............\MAC_3.v
..............\ram2.v
..............\SEG7_LUT.v
..............\SEG7_LUT_8.v
..............\sopc_builder_log.txt
..............\TV_to_VGA.v
..............\undo_redo.txt
..............\VGA_Audio_PLL.v
..............\VGA_Param.h
..............\YCbCr2RGB.v
..............\incremental_db\compiled_partitions
..............\.sopc_builder
..............\db
..............\incremental_db
DE2_TV(AV_VGA)
..............\AUDIO_DAC.v
..............\cmp_state.ini
..............\db\DE2_TV.cbx.xml
..............\..\DE2_TV.cmp.rdb
..............\..\DE2_TV.db_info
..............\..\DE2_TV.eco.cdb
..............\..\DE2_TV.hif
..............\..\DE2_TV.map.qmsg
..............\..\DE2_TV.map_bb.hdb
..............\..\DE2_TV.rom0_AUDIO_DAC_1ed7bfc5.hdl.mif
..............\..\DE2_TV.sld_design_entry.sci
..............\..\DE2_TV.smart_action.txt
..............\..\DE2_TV.tis_db_list.ddb
..............\..\logic_util_heursitic.dat
..............\..\prev_cmp_DE2_TV.map.qmsg
..............\..\prev_cmp_DE2_TV.qmsg
..............\DE2_TV.asm.rpt
..............\DE2_TV.cdf
..............\DE2_TV.done
..............\DE2_TV.fit.summary
..............\DE2_TV.flow.rpt
..............\DE2_TV.map.rpt
..............\DE2_TV.map.summary
..............\DE2_TV.qpf
..............\DE2_TV.qsf
..............\DE2_TV.tan.summary
..............\DE2_TV.v
..............\dul_port_c1024.v
..............\I2C_AV_Config.v
..............\I2C_Controller.v
..............\incremental_db\README
..............\itu_r656_decoder.v
..............\LCD_Controller.v
..............\LCD_TEST.v
..............\MAC_3.v
..............\ram2.v
..............\SEG7_LUT.v
..............\SEG7_LUT_8.v
..............\sopc_builder_log.txt
..............\TV_to_VGA.v
..............\undo_redo.txt
..............\VGA_Audio_PLL.v
..............\VGA_Param.h
..............\YCbCr2RGB.v
..............\incremental_db\compiled_partitions
..............\.sopc_builder
..............\db
..............\incremental_db
DE2_TV(AV_VGA)