文件名称:Full_adder
介绍说明－－下载内容均来自于网络，请自行研究使用
VHDL新手入门：全加器的实现及仿真，输入量为两个不同频时钟-VHDL Getting Started: full adder implementation and simulation, input clock frequency for the two different
(系统自动生成,下载前可以参看下载内容)
下载文件列表
db\Full_adder.db_info
..\Full_adder.eco.cdb
..\Full_adder.sld_design_entry.sci
Full_adder.qpf
Full_adder.qsf
Full_adder.qws
Full_adder.vhd
Full_adder.vhd.bak
db
..\Full_adder.eco.cdb
..\Full_adder.sld_design_entry.sci
Full_adder.qpf
Full_adder.qsf
Full_adder.qws
Full_adder.vhd
Full_adder.vhd.bak
db