文件名称:Altera_DDR_controller_core
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
Altera DDR SDRAM控制器完整Verilog代码包，包括Verilog源代码，Doc说明文档，仿真DDR芯片模型，仿真testbench等-Altera DDR SDRAM Controller. Verilog source codes, descr iption documents, DDR verilog model and simulation testbench are all included.
相关搜索： altera
ddr
ddr
altera
ddr
VERILOG
altera
sdram
core
hdl
ddr
verilog
model
sdram
testbench
verilog
ddr
sdram
controller
DDR
verilog
ddr
sdram
controller
in
verilog
ddr
ddr
altera
ddr
VERILOG
altera
sdram
core
hdl
ddr
verilog
model
sdram
testbench
verilog
ddr
sdram
controller
DDR
verilog
ddr
sdram
controller
in
verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
doc\ddr_sdram.pdf
model\mt46v4m16.v
route\ddr_sdram.csf
.....\ddr_sdram.esf
.....\ddr_sdram.psf
.....\ddr_sdram.quartus
.....\ddr_sdram.vqm
.....\pll1.v
simulation\ddr_compile_all.v
..........\ddr_sdram_tb.v
..........\modelsim.ini
..........\readme.txt
..........\work\altclklock\verilog.psm
..........\....\..........\_primary.dat
..........\....\..........\_primary.vhd
..........\....\ddr_command\verilog.psm
..........\....\...........\_primary.dat
..........\....\...........\_primary.vhd
..........\....\......ntrol_interface\verilog.psm
..........\....\.....................\_primary.dat
..........\....\.....................\_primary.vhd
..........\....\....data_path\verilog.psm
..........\....\.............\_primary.dat
..........\....\.............\_primary.vhd
..........\....\....sdram\verilog.psm
..........\....\.........\_primary.dat
..........\....\.........\_primary.vhd
..........\....\........._tb\verilog.psm
..........\....\............\_primary.dat
..........\....\............\_primary.vhd
..........\....\mt46v4m16\verilog.psm
..........\....\.........\_primary.dat
..........\....\.........\_primary.vhd
..........\....\pll1\verilog.psm
..........\....\....\_primary.dat
..........\....\....\_primary.vhd
..........\....\_info
.ource\altclklock.v
......\ddr_Command.v
......\ddr_control_interface.v
......\ddr_data_path.v
......\ddr_sdram.v
......\Params.v
......\pll1.v
.ynthesis\synplicity\ddr_data_path.srm
.........\..........\ddr_data_path.srr
.........\..........\ddr_data_path.srs
.........\..........\ddr_data_path.tlg
.........\..........\ddr_data_path.xrf
.........\..........\ddr_sdram.prj
.........\..........\ddr_sdram.sdc
.........\..........\ddr_sdram.srm
.........\..........\ddr_sdram.srr
.........\..........\ddr_sdram.srs
.........\..........\ddr_sdram.tcl
.........\..........\ddr_sdram.tlg
.........\..........\ddr_sdram.vqm
.........\..........\ddr_sdram.xrf
.........\..........\ddr_sdram_cons.tcl
.........\..........\ddr_sdram_rm.tcl
readme.txt
simulation\work\altclklock
..........\....\ddr_command
..........\....\ddr_control_interface
..........\....\ddr_data_path
..........\....\ddr_sdram
..........\....\ddr_sdram_tb
..........\....\mt46v4m16
..........\....\pll1
..........\work
.ynthesis\synplicity
doc
model
route
simulation
source
synthesis
model\mt46v4m16.v
route\ddr_sdram.csf
.....\ddr_sdram.esf
.....\ddr_sdram.psf
.....\ddr_sdram.quartus
.....\ddr_sdram.vqm
.....\pll1.v
simulation\ddr_compile_all.v
..........\ddr_sdram_tb.v
..........\modelsim.ini
..........\readme.txt
..........\work\altclklock\verilog.psm
..........\....\..........\_primary.dat
..........\....\..........\_primary.vhd
..........\....\ddr_command\verilog.psm
..........\....\...........\_primary.dat
..........\....\...........\_primary.vhd
..........\....\......ntrol_interface\verilog.psm
..........\....\.....................\_primary.dat
..........\....\.....................\_primary.vhd
..........\....\....data_path\verilog.psm
..........\....\.............\_primary.dat
..........\....\.............\_primary.vhd
..........\....\....sdram\verilog.psm
..........\....\.........\_primary.dat
..........\....\.........\_primary.vhd
..........\....\........._tb\verilog.psm
..........\....\............\_primary.dat
..........\....\............\_primary.vhd
..........\....\mt46v4m16\verilog.psm
..........\....\.........\_primary.dat
..........\....\.........\_primary.vhd
..........\....\pll1\verilog.psm
..........\....\....\_primary.dat
..........\....\....\_primary.vhd
..........\....\_info
.ource\altclklock.v
......\ddr_Command.v
......\ddr_control_interface.v
......\ddr_data_path.v
......\ddr_sdram.v
......\Params.v
......\pll1.v
.ynthesis\synplicity\ddr_data_path.srm
.........\..........\ddr_data_path.srr
.........\..........\ddr_data_path.srs
.........\..........\ddr_data_path.tlg
.........\..........\ddr_data_path.xrf
.........\..........\ddr_sdram.prj
.........\..........\ddr_sdram.sdc
.........\..........\ddr_sdram.srm
.........\..........\ddr_sdram.srr
.........\..........\ddr_sdram.srs
.........\..........\ddr_sdram.tcl
.........\..........\ddr_sdram.tlg
.........\..........\ddr_sdram.vqm
.........\..........\ddr_sdram.xrf
.........\..........\ddr_sdram_cons.tcl
.........\..........\ddr_sdram_rm.tcl
readme.txt
simulation\work\altclklock
..........\....\ddr_command
..........\....\ddr_control_interface
..........\....\ddr_data_path
..........\....\ddr_sdram
..........\....\ddr_sdram_tb
..........\....\mt46v4m16
..........\....\pll1
..........\work
.ynthesis\synplicity
doc
model
route
simulation
source
synthesis