文件名称:verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
A popular cookbook describing the Verilog language for the design of integrated circuits. Verilog is the alternative to VHDL and is the favoured HDL design language in the USA. It is easier (quicker) to learn than VHDL because it is not so tightly typed.-A popular cookbook describing the Verilog language for the design of integrated circuits. Verilog is the alternative to VHDL and is the favoured HDL design language in the USA. It is easier (quicker) to learn than VHDL because it is not so tightly typed.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog.pdf