文件名称:canbus
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog 和VHDL实现的can总线接口代码-the realization of verilog and VHDL code of the can bus interface
(系统自动生成,下载前可以参看下载内容)
下载文件列表
canbus
......\can_acf.v
......\can_bsp.v
......\can_btl.v
......\can_crc.v
......\can_defines.v
......\can_fifo.v
......\can_ibo.v
......\can_register.v
......\can_registers.v
......\can_register_asyn.v
......\can_register_asyn_syn.v
......\can_register_syn.v
......\can_testbench.v
......\can_testbench_defines.v
......\can_top.v
......\can_top_translate.vhd
......\timescale.v
......\can_acf.v
......\can_bsp.v
......\can_btl.v
......\can_crc.v
......\can_defines.v
......\can_fifo.v
......\can_ibo.v
......\can_register.v
......\can_registers.v
......\can_register_asyn.v
......\can_register_asyn_syn.v
......\can_register_syn.v
......\can_testbench.v
......\can_testbench_defines.v
......\can_top.v
......\can_top_translate.vhd
......\timescale.v