文件名称:uart_verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
UART接口被广泛应用在程序调适和信息输出。本实验将介绍UART接口的自测和调试实
例，通过这两个实例来掌握UART的设计方法和超级终端使用方法。-UART interface is widely used in the procedures and information to adjust the output. This experiment will introduce self-UART interface and debugging example, through these two examples to grasp the UART design methods and the use of HyperTerminal.
例，通过这两个实例来掌握UART的设计方法和超级终端使用方法。-UART interface is widely used in the procedures and information to adjust the output. This experiment will introduce self-UART interface and debugging example, through these two examples to grasp the UART design methods and the use of HyperTerminal.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog
.......\print_char
.......\..........\clock_gen_select.v
.......\..........\rs232rx.v
.......\..........\rs232tx.v
.......\..........\rs232_char_top.v
.......\..........\uart_char_rom.v
.......\test_loop
.......\.........\clock_gen_select.v
.......\.........\rs232rx.v
.......\.........\rs232tx.v
.......\.........\rs232_top.v
.......\uart_debug
.......\..........\clock_gen_select.v
.......\..........\data_count.v
.......\..........\debug_top.v
.......\..........\rs232rx.v
.......\..........\rs232tx.v
.......\..........\uart_debug.v
.......\print_char
.......\..........\clock_gen_select.v
.......\..........\rs232rx.v
.......\..........\rs232tx.v
.......\..........\rs232_char_top.v
.......\..........\uart_char_rom.v
.......\test_loop
.......\.........\clock_gen_select.v
.......\.........\rs232rx.v
.......\.........\rs232tx.v
.......\.........\rs232_top.v
.......\uart_debug
.......\..........\clock_gen_select.v
.......\..........\data_count.v
.......\..........\debug_top.v
.......\..........\rs232rx.v
.......\..........\rs232tx.v
.......\..........\uart_debug.v