文件名称:fpga_HDL.examples
介绍说明－－下载内容均来自于网络，请自行研究使用
多个Verilog和vhdl程序例子，可以作为初学者参考实例，按照电路结构写出HDL代码-A number of examples of Verilog and VHDL program can be used as reference examples for beginners, in accordance with the circuit structure to write HDL code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
examples
........\stderr.log
........\stdout.log
........\synhooks_for_vif2conformal.tcl
........\tcl
........\...\synhooks
........\...\........\synhooks.tcl
........\...\........\synhooks_for_vif2conformal.tcl
........\...\tcl_find
........\...\........\analyze_netlist_clocks.tcl
........\...\........\comb_fanout_gt_8_altera.txt
........\...\........\feedthrough_altera.txt
........\...\........\find_lut3_xilinx.txt
........\...\........\slack_gt_2_xilinx.txt
........\utilities
........\verilog
........\.......\actel
........\.......\.....\prep2_2.prj
........\.......\.....\prep2_2.sdc
........\.......\altera
........\.......\......\prep2_2.prj
........\.......\......\prep2_2.sdc
........\.......\......\rtl
........\.......\......\...\adder8.v
........\.......\......\...\myramv.v
........\.......\......\...\ram64x16.v
........\.......\......\...\sqrterr.v
........\.......\common_rtl
........\.......\..........\combinat
........\.......\..........\........\adder.v
........\.......\..........\........\adder16.v
........\.......\..........\........\adder8.v
........\.......\..........\........\adder_8.v
........\.......\..........\........\alu.v
........\.......\..........\........\bitand.v
........\.......\..........\........\compare.v
........\.......\..........\........\decoder.v
........\.......\..........\........\encoder1.v
........\.......\..........\........\encoder2.v
........\.......\..........\........\encoder3.v
........\.......\..........\........\mux.v
........\.......\..........\........\mux1.v
........\.......\..........\........\mux2.v
........\.......\..........\........\mux3.v
........\.......\..........\........\parity.v
........\.......\..........\........\sort4.v
........\.......\..........\........\sqrt.v
........\.......\..........\........\tristate.v
........\.......\..........\dsp
........\.......\..........\...\accum.v
........\.......\..........\...\addmult.v
........\.......\..........\memory
........\.......\..........\......\ram_1.v
........\.......\..........\misc
........\.......\..........\....\adder16.v
........\.......\..........\....\adder8.v
........\.......\..........\....\async.v
........\.......\..........\....\hierarcy.v
........\.......\..........\....\mux4to1.v
........\.......\..........\....\muxnew1.v
........\.......\..........\....\muxnew2.v
........\.......\..........\....\muxnew3.v
........\.......\..........\....\muxnew4.v
........\.......\..........\....\resrcshr.v
........\.......\..........\....\scaleabl.v
........\.......\..........\....\template.v
........\.......\..........\....\tstbench.v
........\.......\..........\prep
........\.......\..........\....\prep1.v
........\.......\..........\....\prep1.vt
........\.......\..........\....\prep2.v
........\.......\..........\....\prep2.vt
........\.......\..........\....\prep2_2.v
........\.......\..........\....\prep3.v
........\.......\..........\....\prep3.vt
........\.......\..........\....\prep4.v
........\.......\..........\....\prep4.vt
........\.......\..........\....\prep5.v
........\.......\..........\....\prep5.vt
........\.......\..........\....\prep6.v
........\.......\..........\....\prep6.vt
........\.......\..........\....\prep7.v
........\.......\..........\....\prep7.vt
........\.......\..........\....\prep8.v
........\.......\..........\....\prep8.vt
........\.......\..........\....\prep9.v
........\.......\..........\....\prep9.vt
........\.......\..........\....\readme.txt
........\.......\..........\sequentl
........\.......\..........\........\2901.v
........\.......\..........\........\counter1.v
........\.......\..........\........\counter2.v
........\.......\..........\........\dff.v
........\.......\..........\........\dff1.v
........\.......\..........\........\dff2.v
........\.......\..........\........\dff_or.v
........\.......\..........\........\latch1.v
........\.......\..........\........\latch2.v
........\.......\..........\........\latch3.v
........\.......\..........\........\latchor1.v
........\stderr.log
........\stdout.log
........\synhooks_for_vif2conformal.tcl
........\tcl
........\...\synhooks
........\...\........\synhooks.tcl
........\...\........\synhooks_for_vif2conformal.tcl
........\...\tcl_find
........\...\........\analyze_netlist_clocks.tcl
........\...\........\comb_fanout_gt_8_altera.txt
........\...\........\feedthrough_altera.txt
........\...\........\find_lut3_xilinx.txt
........\...\........\slack_gt_2_xilinx.txt
........\utilities
........\verilog
........\.......\actel
........\.......\.....\prep2_2.prj
........\.......\.....\prep2_2.sdc
........\.......\altera
........\.......\......\prep2_2.prj
........\.......\......\prep2_2.sdc
........\.......\......\rtl
........\.......\......\...\adder8.v
........\.......\......\...\myramv.v
........\.......\......\...\ram64x16.v
........\.......\......\...\sqrterr.v
........\.......\common_rtl
........\.......\..........\combinat
........\.......\..........\........\adder.v
........\.......\..........\........\adder16.v
........\.......\..........\........\adder8.v
........\.......\..........\........\adder_8.v
........\.......\..........\........\alu.v
........\.......\..........\........\bitand.v
........\.......\..........\........\compare.v
........\.......\..........\........\decoder.v
........\.......\..........\........\encoder1.v
........\.......\..........\........\encoder2.v
........\.......\..........\........\encoder3.v
........\.......\..........\........\mux.v
........\.......\..........\........\mux1.v
........\.......\..........\........\mux2.v
........\.......\..........\........\mux3.v
........\.......\..........\........\parity.v
........\.......\..........\........\sort4.v
........\.......\..........\........\sqrt.v
........\.......\..........\........\tristate.v
........\.......\..........\dsp
........\.......\..........\...\accum.v
........\.......\..........\...\addmult.v
........\.......\..........\memory
........\.......\..........\......\ram_1.v
........\.......\..........\misc
........\.......\..........\....\adder16.v
........\.......\..........\....\adder8.v
........\.......\..........\....\async.v
........\.......\..........\....\hierarcy.v
........\.......\..........\....\mux4to1.v
........\.......\..........\....\muxnew1.v
........\.......\..........\....\muxnew2.v
........\.......\..........\....\muxnew3.v
........\.......\..........\....\muxnew4.v
........\.......\..........\....\resrcshr.v
........\.......\..........\....\scaleabl.v
........\.......\..........\....\template.v
........\.......\..........\....\tstbench.v
........\.......\..........\prep
........\.......\..........\....\prep1.v
........\.......\..........\....\prep1.vt
........\.......\..........\....\prep2.v
........\.......\..........\....\prep2.vt
........\.......\..........\....\prep2_2.v
........\.......\..........\....\prep3.v
........\.......\..........\....\prep3.vt
........\.......\..........\....\prep4.v
........\.......\..........\....\prep4.vt
........\.......\..........\....\prep5.v
........\.......\..........\....\prep5.vt
........\.......\..........\....\prep6.v
........\.......\..........\....\prep6.vt
........\.......\..........\....\prep7.v
........\.......\..........\....\prep7.vt
........\.......\..........\....\prep8.v
........\.......\..........\....\prep8.vt
........\.......\..........\....\prep9.v
........\.......\..........\....\prep9.vt
........\.......\..........\....\readme.txt
........\.......\..........\sequentl
........\.......\..........\........\2901.v
........\.......\..........\........\counter1.v
........\.......\..........\........\counter2.v
........\.......\..........\........\dff.v
........\.......\..........\........\dff1.v
........\.......\..........\........\dff2.v
........\.......\..........\........\dff_or.v
........\.......\..........\........\latch1.v
........\.......\..........\........\latch2.v
........\.......\..........\........\latch3.v
........\.......\..........\........\latchor1.v