文件名称:ARelativelySimpleRISCCPU
介绍说明－－下载内容均来自于网络，请自行研究使用
A Relatively Simple RISC CPU 设计源码并附详细的说明文档。可以ModelSim进行仿真，并可以用synplify进行综合。-A Relatively Simple RISC CPU design source with detailed documentation. ModelSim simulation can be carried out, and they can Synplify synthesis.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ARelativelySimpleRISCCPU
........................\risc_cpu
........................\........\ datactl.v
........................\........\accum.v
........................\........\addr_decode.v
........................\........\adr.v
........................\........\alu.v
........................\........\clk_gen.v
........................\........\counter.v
........................\........\cpu_top.v
........................\........\datactl.v
........................\........\machine.v
........................\........\machinectl.v
........................\........\ram.v
........................\........\register.v
........................\........\Risc_cpu设计说明文档.doc
........................\........\rom.v
........................\........\test_cpu.v
........................\risc_cpu
........................\........\ datactl.v
........................\........\accum.v
........................\........\addr_decode.v
........................\........\adr.v
........................\........\alu.v
........................\........\clk_gen.v
........................\........\counter.v
........................\........\cpu_top.v
........................\........\datactl.v
........................\........\machine.v
........................\........\machinectl.v
........................\........\ram.v
........................\........\register.v
........................\........\Risc_cpu设计说明文档.doc
........................\........\rom.v
........................\........\test_cpu.v