文件名称:Models_and_Testbenches_11_10_2004
介绍说明－－下载内容均来自于网络，请自行研究使用
VerilogHDL高级数字设计书中源代码适合学习verilog编程者学习-VerilogHDL advanced digital design book learning Verilog source code for programmers to learn
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Models and Testbenches 11_10_2004
.................................\Chapter 10
.................................\..........\ADDVB_Models_10.doc
.................................\..........\Dividers
.................................\..........\........\Divider_RR_STG.v
.................................\..........\........\Divider_STG_0.v
.................................\..........\........\Divider_STG_0_sub.v
.................................\..........\........\Divider_STG_1.v
.................................\..........\........\t_Divider_RR_STG.v
.................................\..........\........\_vti_cnf
.................................\..........\........\........\Divider_RR_STG.v
.................................\..........\........\........\Divider_STG_0.v
.................................\..........\........\........\Divider_STG_0_sub.v
.................................\..........\........\........\Divider_STG_1.v
.................................\..........\........\........\t_Divider_RR_STG.v
.................................\..........\Multipliers
.................................\..........\...........\Multiplier_ASM_0.v
.................................\..........\...........\Multiplier_ASM_1.v
.................................\..........\...........\Multiplier_Booth_STG_0.v
.................................\..........\...........\Multiplier_Implicit_1.v
.................................\..........\...........\Multiplier_Implicit_2.v
.................................\..........\...........\Multiplier_RR_ASM.v
.................................\..........\...........\Multiplier_STG_0.v
.................................\..........\...........\Multiplier_STG_1.v
.................................\..........\...........\Radix_4__STG_0.v
.................................\..........\...........\_vti_cnf
.................................\..........\...........\........\Multiplier_ASM_0.v
.................................\..........\...........\........\Multiplier_ASM_1.v
.................................\..........\...........\........\Multiplier_Booth_STG_0.v
.................................\..........\...........\........\Multiplier_Implicit_1.v
.................................\..........\...........\........\Multiplier_Implicit_2.v
.................................\..........\...........\........\Multiplier_RR_ASM.v
.................................\..........\...........\........\Multiplier_STG_0.v
.................................\..........\...........\........\Multiplier_STG_1.v
.................................\..........\...........\........\Radix_4__STG_0.v
.................................\..........\_vti_cnf
.................................\..........\........\ADDVB_Models_10.doc
.................................\Chapter 11
.................................\..........\ADDVB_Models_11.doc
.................................\..........\BIST
.................................\..........\....\ASIC_with_BIST.v
.................................\..........\....\t_ASIC_with_BIST.v
.................................\..........\....\_vti_cnf
.................................\..........\....\........\ASIC_with_BIST.v
.................................\..........\....\........\t_ASIC_with_BIST.v
.................................\..........\JTAG
.................................\..........\....\ASIC_with_TAP.v
.................................\..........\....\Boundary_Scan_Register.v
.................................\..........\....\BR_Cell.v
.................................\..........\....\BSC_Cell.v
.................................\..........\....\Instruction_Decoder.v
.................................\..........\....\Instruction_Register.v
.................................\..........\....\IR_Cell.v
.................................\..........\....\tap_controller.v
.................................\..........\....\TAP_FSM.v
.................................\..........\....\TDI_Generator.v
.................................\..........\....\TDO_Monitor.v
.................................\..........\....\t_ASIC_with
.................................\Chapter 10
.................................\..........\ADDVB_Models_10.doc
.................................\..........\Dividers
.................................\..........\........\Divider_RR_STG.v
.................................\..........\........\Divider_STG_0.v
.................................\..........\........\Divider_STG_0_sub.v
.................................\..........\........\Divider_STG_1.v
.................................\..........\........\t_Divider_RR_STG.v
.................................\..........\........\_vti_cnf
.................................\..........\........\........\Divider_RR_STG.v
.................................\..........\........\........\Divider_STG_0.v
.................................\..........\........\........\Divider_STG_0_sub.v
.................................\..........\........\........\Divider_STG_1.v
.................................\..........\........\........\t_Divider_RR_STG.v
.................................\..........\Multipliers
.................................\..........\...........\Multiplier_ASM_0.v
.................................\..........\...........\Multiplier_ASM_1.v
.................................\..........\...........\Multiplier_Booth_STG_0.v
.................................\..........\...........\Multiplier_Implicit_1.v
.................................\..........\...........\Multiplier_Implicit_2.v
.................................\..........\...........\Multiplier_RR_ASM.v
.................................\..........\...........\Multiplier_STG_0.v
.................................\..........\...........\Multiplier_STG_1.v
.................................\..........\...........\Radix_4__STG_0.v
.................................\..........\...........\_vti_cnf
.................................\..........\...........\........\Multiplier_ASM_0.v
.................................\..........\...........\........\Multiplier_ASM_1.v
.................................\..........\...........\........\Multiplier_Booth_STG_0.v
.................................\..........\...........\........\Multiplier_Implicit_1.v
.................................\..........\...........\........\Multiplier_Implicit_2.v
.................................\..........\...........\........\Multiplier_RR_ASM.v
.................................\..........\...........\........\Multiplier_STG_0.v
.................................\..........\...........\........\Multiplier_STG_1.v
.................................\..........\...........\........\Radix_4__STG_0.v
.................................\..........\_vti_cnf
.................................\..........\........\ADDVB_Models_10.doc
.................................\Chapter 11
.................................\..........\ADDVB_Models_11.doc
.................................\..........\BIST
.................................\..........\....\ASIC_with_BIST.v
.................................\..........\....\t_ASIC_with_BIST.v
.................................\..........\....\_vti_cnf
.................................\..........\....\........\ASIC_with_BIST.v
.................................\..........\....\........\t_ASIC_with_BIST.v
.................................\..........\JTAG
.................................\..........\....\ASIC_with_TAP.v
.................................\..........\....\Boundary_Scan_Register.v
.................................\..........\....\BR_Cell.v
.................................\..........\....\BSC_Cell.v
.................................\..........\....\Instruction_Decoder.v
.................................\..........\....\Instruction_Register.v
.................................\..........\....\IR_Cell.v
.................................\..........\....\tap_controller.v
.................................\..........\....\TAP_FSM.v
.................................\..........\....\TDI_Generator.v
.................................\..........\....\TDO_Monitor.v
.................................\..........\....\t_ASIC_with