文件名称:USB_I2C_MAC_FPGA_Code
介绍说明－－下载内容均来自于网络，请自行研究使用
《FPGA数字电子系统设计与开发实例导航》的配套光盘，Verilog编写，USB、I2C、MAC的接口设计-"FPGA digital electronic system design and development examples navigation" matching discs, Verilog prepared, USB, I2C, the MAC interface design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Chapter10 Sample
................\eth_clockgen.v
................\eth_cop.v
................\eth_crc.v
................\eth_defines.v
................\eth_fifo.v
................\eth_host.v
................\eth_maccontrol.v
................\eth_macstatus.v
................\eth_memory.v
................\eth_miim.v
................\eth_outputcontrol.v
................\eth_phy.v
................\eth_phy_defines.v
................\eth_random.v
................\eth_receivecontrol.v
................\eth_register.v
................\eth_registers.v
................\eth_rxaddrcheck.v
................\eth_rxcounters.v
................\eth_rxethmac.v
................\eth_rxstatem.v
................\eth_shiftreg.v
................\eth_spram_256x32.v
................\eth_top.v
................\eth_transmitcontrol.v
................\eth_txcounters.v
................\eth_txethmac.v
................\eth_txstatem.v
................\eth_wishbone.v
................\tb_cop.v
................\tb_ethernet.v
................\tb_ethernet_with_cop.v
................\tb_eth_defines.v
................\tb_eth_top.v
................\timescale.v
................\wb_bus_mon.v
................\wb_master32.v
................\wb_master_behavioral.v
................\wb_model_defines.v
................\wb_slave_behavioral.v
................\使用说明.txt
Chapter4 Sample
...............\I2C
...............\...\automake.log
...............\...\coregen.log
...............\...\coregen.prj
...............\...\I2C.dhp
...............\...\I2C.ise
...............\...\I2C.ise_ISE_Backup
...............\...\I2C_ise6_bak.zip
...............\...\i2c_master_bit_ctrl.cmd_log
...............\...\i2c_master_bit_ctrl.lso
...............\...\i2c_master_bit_ctrl.ngc
...............\...\i2c_master_bit_ctrl.ngr
...............\...\i2c_master_bit_ctrl.prj
...............\...\i2c_master_bit_ctrl.stx
...............\...\i2c_master_bit_ctrl.syr
...............\...\i2c_master_bit_ctrl.v
...............\...\i2c_master_bit_ctrl.v.bak
...............\...\i2c_master_bit_ctrl_vhdl.prj
...............\...\i2c_master_byte_ctrl.cmd_log
...............\...\i2c_master_byte_ctrl.lso
...............\...\i2c_master_byte_ctrl.ngc
...............\...\i2c_master_byte_ctrl.ngr
...............\...\i2c_master_byte_ctrl.prj
...............\...\i2c_master_byte_ctrl.stx
...............\...\i2c_master_byte_ctrl.syr
...............\...\i2c_master_byte_ctrl.v
...............\...\i2c_master_byte_ctrl.v.bak
...............\...\i2c_master_byte_ctrl_vhdl.prj
...............\...\i2c_master_defines.v
...............\...\i2c_master_defines.v.bak
...............\...\i2c_master_top.cmd_log
...............\...\i2c_master_top.lso
...............\...\i2c_master_top.ngc
...............\...\i2c_master_top.ngr
...............\...\i2c_master_top.prj
...............\...\i2c_master_top.stx
...............\...\i2c_master_top.syr
...............\...\i2c_master_top.v
...............\...\i2c_master_top.v.bak
...............\...\i2c_master_top_vhdl.prj
...............\...\i2c_slave_model.fdo
...............\...\i2c_slave_model.ndo
...............\...\i2c_slave_model.udo
...............\...\i2c_slave_model.v
...............\...\i2c_slave_model.v.bak
...............\...\prjname.lso
...............\...\timescale.v
...............\...\transcript
...............\...\tst_bench_top.v
...............\...\wb_master_model.v
...............\...\wb_master_model.v.bak
...............\...\work
...............\...\....\glbl
...............\...\....\....\verilog.asm
...............\...\....\....\_primary.dat
...............\...\....\....\_primary.vhd
...............\...\....\i2c_slave_model
................\eth_clockgen.v
................\eth_cop.v
................\eth_crc.v
................\eth_defines.v
................\eth_fifo.v
................\eth_host.v
................\eth_maccontrol.v
................\eth_macstatus.v
................\eth_memory.v
................\eth_miim.v
................\eth_outputcontrol.v
................\eth_phy.v
................\eth_phy_defines.v
................\eth_random.v
................\eth_receivecontrol.v
................\eth_register.v
................\eth_registers.v
................\eth_rxaddrcheck.v
................\eth_rxcounters.v
................\eth_rxethmac.v
................\eth_rxstatem.v
................\eth_shiftreg.v
................\eth_spram_256x32.v
................\eth_top.v
................\eth_transmitcontrol.v
................\eth_txcounters.v
................\eth_txethmac.v
................\eth_txstatem.v
................\eth_wishbone.v
................\tb_cop.v
................\tb_ethernet.v
................\tb_ethernet_with_cop.v
................\tb_eth_defines.v
................\tb_eth_top.v
................\timescale.v
................\wb_bus_mon.v
................\wb_master32.v
................\wb_master_behavioral.v
................\wb_model_defines.v
................\wb_slave_behavioral.v
................\使用说明.txt
Chapter4 Sample
...............\I2C
...............\...\automake.log
...............\...\coregen.log
...............\...\coregen.prj
...............\...\I2C.dhp
...............\...\I2C.ise
...............\...\I2C.ise_ISE_Backup
...............\...\I2C_ise6_bak.zip
...............\...\i2c_master_bit_ctrl.cmd_log
...............\...\i2c_master_bit_ctrl.lso
...............\...\i2c_master_bit_ctrl.ngc
...............\...\i2c_master_bit_ctrl.ngr
...............\...\i2c_master_bit_ctrl.prj
...............\...\i2c_master_bit_ctrl.stx
...............\...\i2c_master_bit_ctrl.syr
...............\...\i2c_master_bit_ctrl.v
...............\...\i2c_master_bit_ctrl.v.bak
...............\...\i2c_master_bit_ctrl_vhdl.prj
...............\...\i2c_master_byte_ctrl.cmd_log
...............\...\i2c_master_byte_ctrl.lso
...............\...\i2c_master_byte_ctrl.ngc
...............\...\i2c_master_byte_ctrl.ngr
...............\...\i2c_master_byte_ctrl.prj
...............\...\i2c_master_byte_ctrl.stx
...............\...\i2c_master_byte_ctrl.syr
...............\...\i2c_master_byte_ctrl.v
...............\...\i2c_master_byte_ctrl.v.bak
...............\...\i2c_master_byte_ctrl_vhdl.prj
...............\...\i2c_master_defines.v
...............\...\i2c_master_defines.v.bak
...............\...\i2c_master_top.cmd_log
...............\...\i2c_master_top.lso
...............\...\i2c_master_top.ngc
...............\...\i2c_master_top.ngr
...............\...\i2c_master_top.prj
...............\...\i2c_master_top.stx
...............\...\i2c_master_top.syr
...............\...\i2c_master_top.v
...............\...\i2c_master_top.v.bak
...............\...\i2c_master_top_vhdl.prj
...............\...\i2c_slave_model.fdo
...............\...\i2c_slave_model.ndo
...............\...\i2c_slave_model.udo
...............\...\i2c_slave_model.v
...............\...\i2c_slave_model.v.bak
...............\...\prjname.lso
...............\...\timescale.v
...............\...\transcript
...............\...\tst_bench_top.v
...............\...\wb_master_model.v
...............\...\wb_master_model.v.bak
...............\...\work
...............\...\....\glbl
...............\...\....\....\verilog.asm
...............\...\....\....\_primary.dat
...............\...\....\....\_primary.vhd
...............\...\....\i2c_slave_model