文件名称:adder
介绍说明--下载内容均来自于网络,请自行研究使用
通过Verlog编程,实现一个同步二十四进制计数器,要求有1个异步清零端、1个时钟脉冲输入
-By Verlog programming, to achieve a synchronous binary counter twenty-four, requires an asynchronous clear terminal, a clock pulse input
-By Verlog programming, to achieve a synchronous binary counter twenty-four, requires an asynchronous clear terminal, a clock pulse input
(系统自动生成,下载前可以参看下载内容)
下载文件列表
adder
.....\adder.cr.mti
.....\adder.mpf
.....\adder16.v
.....\run.tcl
.....\tb_adder16.v
.....\vsim.wlf
.....\wave.do
.....\work
.....\....\_info
.....\....\_opt
.....\....\....\_deps
.....\....\....\work__info
.....\....\....\work_adder16_fast.asm
.....\....\....\work_adder16_fast.dt2
.....\....\....\work_tb_adder16_fast.asm
.....\....\....\work_tb_adder16_fast.dt2
.....\....\_temp
.....\....\adder16
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\tb_adder16
.....\....\..........\_primary.dat
.....\....\..........\_primary.vhd