文件名称:ep1c3_12_8_gwdvpb
介绍说明－－下载内容均来自于网络，请自行研究使用
基于fpga和sopc的用VHDL语言编写的EDA等精度频率设计
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 97288425ep1c3_12_8_gwdvpb.rar 列表 EP1C3_12_8_GWDVPB EP1C3_12_8_GWDVPB\ETESTER.CDF EP1C3_12_8_GWDVPB\ETESTER.HIF EP1C3_12_8_GWDVPB\ETESTER.PIN EP1C3_12_8_GWDVPB\ETESTER.QPF EP1C3_12_8_GWDVPB\ETESTER.QSF EP1C3_12_8_GWDVPB\ETESTER.QWS EP1C3_12_8_GWDVPB\ETESTER.SOF EP1C3_12_8_GWDVPB\ETESTER.VHD EP1C3_12_8_GWDVPB\ETESTER.asm.rpt EP1C3_12_8_GWDVPB\ETESTER.done EP1C3_12_8_GWDVPB\ETESTER.fit.eqn EP1C3_12_8_GWDVPB\ETESTER.fit.rpt EP1C3_12_8_GWDVPB\ETESTER.fit.summary EP1C3_12_8_GWDVPB\ETESTER.flow.rpt EP1C3_12_8_GWDVPB\ETESTER.map.eqn EP1C3_12_8_GWDVPB\ETESTER.map.rpt EP1C3_12_8_GWDVPB\ETESTER.map.summary EP1C3_12_8_GWDVPB\ETESTER.tan.summary EP1C3_12_8_GWDVPB\ETESTER_assignment_defaults.qdf EP1C3_12_8_GWDVPB\TEST.VHD EP1C3_12_8_GWDVPB\cmp_state.ini