文件名称:statemachine
介绍说明－－下载内容均来自于网络，请自行研究使用
RTL级verilog代码
用状态机实现 将输入数据写入16位寄存器，输出其除以7所得的余数（4位）-RTL-lever verilog code
Using FSM to realize the following function:input the data into a 16bit register, divide it by 7, and output the 4-bit remainder
用状态机实现 将输入数据写入16位寄存器，输出其除以7所得的余数（4位）-RTL-lever verilog code
Using FSM to realize the following function:input the data into a 16bit register, divide it by 7, and output the 4-bit remainder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
tb_statemachine.v
statemachine.v
statemachine.v