资源列表
[VHDL编程] SystemVerilogAssertion
说明:SystemVerilog Assertion的应用例子。例子均在Synopsys VCS环境下编译通过。-The uploaded files are examples of Systemverilog Assertions. All of the codes are compiled successfully in Synopsys VCS environment.<ls> 在 2025-03-13 上传 | 大小:5kb | 下载:0
[VHDL编程] lab_instructions1
说明:The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.-The o<Gopi> 在 2025-03-13 上传 | 大小:1.13mb | 下载:0
[VHDL编程] lab_instructions2
说明:The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.-The o<Gopi> 在 2025-03-13 上传 | 大小:2.14mb | 下载:0
[VHDL编程] lab_instructions3
说明:The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.-The o<Gopi> 在 2025-03-13 上传 | 大小:1mb | 下载:0
[VHDL编程] Spartan-3ADSPs
说明:The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.-The o<Gopi> 在 2025-03-13 上传 | 大小:1016kb | 下载:0
[VHDL编程] duogongneng
说明:多功能波形放生器,产生三种波。方波。。j锯齿波。。正弦波 -Release device function waveform, resulting in three waves. Square wave. . j ramp. . Sine wave<唐忠> 在 2025-03-13 上传 | 大小:7kb | 下载:0
[VHDL编程] AlteraFPGA
说明:FPGA原理图,可以用作最小FPGA系统的制作-FPGA schematics, can be used for the production of the smallest FPGA system<dsw> 在 2025-03-13 上传 | 大小:1.64mb | 下载:0
[VHDL编程] verilogHDL
说明:verilog HDL 的课件,东南大学的课件,具有学习价值-verilog HDL courseware, Southeast University, courseware, a learning value<dsw> 在 2025-03-13 上传 | 大小:582kb | 下载:0