搜索资源列表
uart_VHDL
- uart的vhdl实现代码 分模块设计和状态机设计 不错的,用它没错-UART achieve the VHDL code modular design and state machine design good, the right to use it
8051core-Verilog
- 8051的源代码-8051 source code
VERcf_fft_1024_8
- 1024点8位FFT的Verilog语言实现-1024-point FFT eight Verilog language
20060215
- 叮叮-replaced behind the horn behind the horn behind the horn behind
jpeg_encoder
- 完整的jpeg encoder verilog code,DCT部分採用1991 IEEE transection paper,利用skew circular convolution來實現精簡電路-complete jpeg encoder Verilog code, DCT is partly based on the IEEE 1991 transection paper, using skew circular convoluti
ddr_verilog_xilinx
- 该程序是在xilinx的FPGA上实现DDR_SDRAM接口,程序是用verylog语言写的-that the procedure was in Xilinx FPGA to achieve DDR_SDRAM interface, procedures used to write the language verylog
jfq1
- vhdl和verling hdl 的加法器-VHDL and the Adder.
watch2
- vhdl实现watchdog,在逻辑中可以加入本模块,实现看门狗。-VHDL achieve watchdog, the logic of the modules can be added to achieve watchdog.
20060412183015974
- 是关于dct的Verilog HDL源代码和测试程序-on the Verilog HDL source code and testing procedures
traffic_light
- 一个用verilog编写的模拟交通灯控制的源代码。模拟在十字路口的双向交通灯。-a prepared using Verilog simulation of traffic lights to control the source code. Simulation at the crossroads of two-way traffic lights.
scu_all_fpga
- 大型嵌入式设备FPGA程序,verilog HDL语言,实现DLL和PCM码流分流。-large embedded FPGA procedures, Verilog HDL, DLL and achieve PCM stream diversion.
clockv
- 使用Verilog语言编写的数字钟程序.有慢校时,快校时,闹钟等功能.-use Verilog language prepared by the digital clock procedures. Schools are slow, quick school, alarm clock functions.
1.i2c_slave
- I2C的slave端程序,用于响应master端,并进行通信-the slave I2C software, in response to the master terminal, and communications
sericommu
- 串口通信程序.在波特率为9600的串口通信程序-serial communication program. The baud rate for the 9600 serial communication program
digitalinterfaceuart
- 文件说明了在fpga/cpld中怎样实现数据接口及其实例了urat-note of the document they simply / cpld How Data Interface and the examples of urat
wavegenerator_testbench
- 此文件采用了verilog语言在cpld中怎样实现波形发生器,及其验证程序-this document using the Verilog language in the cpld How to achieve waveform generator, and the verification process
ARM9_instruction_cache_verilogCodes
- Arm9指令Cache缓存模块的verilog代码,对一些做ARM硬件开发的朋友有参考价值。-Arm9 Instruction Cache Cache Module Verilog code, do some of the hardware development of the ARM friends reference value.
song123
- 梁祝音乐设计 hdl语言实现 很常用-love music HDL design language is used
ethern
- 此代码是用Verilog实现的以太网接口,在此基础上做修改,可以作为一般的以太网接口程序开发.-this Verilog code is used to achieve the Ethernet interface, in this done on the basis of changes as a general Ethernet interface development.
VgaChinese
- 在显示器上显示汉字,在FPGA上实现,使用Verilog HDL 设计,完全可是直接使用-on display in Chinese characters, achieving the FPGA, using Verilog HDL design, However, the use of direct completely