文件名称:aes_core
- 所属分类：
- 加密解密
- 资源属性：
- [PDF]
- 上传时间：
- 2012-11-26
- 文件大小：
- 78kb
- 下载次数：
- 0次
- 提 供 者：
- yuans*****
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog实现AES加密算法
密码模块作为安全保密系统的重要组成部分，其核心任务就是加密数据。分组密码算法AES以其高效率、低开销、实现简单等特点目前被广泛应用于密码模块的研制中。密码模块一般被设计成外接在主机串口或并口的一个硬件设备或是一块插卡，具有速度快，低时延的特点。而从整体发展趋势来看，嵌入式密码模块由于灵活，适用于多种用户终端、通信设备和武器平台，将会得到更加广泛的应用-AES encryption algorithm realize Verilog module password security system as an important part of its core mission is to encrypt the data. AES block cipher algorithm for its high efficiency, low overhead, simple features such as the current password is widely used in research and development modules. Password modules are generally designed to host external serial or parallel port of a hardware device or a card with a high speed, low latency characteristics. From the overall development trend, the embedded code module as a result of flexible and applicable to many user terminals, communications equipment and weapons platforms, will be more widely applied
密码模块作为安全保密系统的重要组成部分，其核心任务就是加密数据。分组密码算法AES以其高效率、低开销、实现简单等特点目前被广泛应用于密码模块的研制中。密码模块一般被设计成外接在主机串口或并口的一个硬件设备或是一块插卡，具有速度快，低时延的特点。而从整体发展趋势来看，嵌入式密码模块由于灵活，适用于多种用户终端、通信设备和武器平台，将会得到更加广泛的应用-AES encryption algorithm realize Verilog module password security system as an important part of its core mission is to encrypt the data. AES block cipher algorithm for its high efficiency, low overhead, simple features such as the current password is widely used in research and development modules. Password modules are generally designed to host external serial or parallel port of a hardware device or a card with a high speed, low latency characteristics. From the overall development trend, the embedded code module as a result of flexible and applicable to many user terminals, communications equipment and weapons platforms, will be more widely applied
相关搜索： verilog
AES
verilog
Verilog
core
aes_core
tar
aes
verilog
code
CIPHER
AES
encryption
RC5
in
verilog
source
verilog
a
aes
decryption
module
rtl
AES
verilog
Verilog
core
aes_core
tar
aes
verilog
code
CIPHER
AES
encryption
RC5
in
verilog
source
verilog
a
aes
decryption
module
rtl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
aes_core
........\bench
........\.....\CVS
........\.....\...\Entries
........\.....\...\Repository
........\.....\...\Root
........\.....\verilog
........\.....\.......\CVS
........\.....\.......\...\Entries
........\.....\.......\...\Repository
........\.....\.......\...\Root
........\.....\.......\test_bench_top.v
........\CVS
........\...\Entries
........\...\Repository
........\...\Root
........\doc
........\...\aes.pdf
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\rtl
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\...\verilog
........\...\.......\aes_cipher_top.v
........\...\.......\aes_inv_cipher_top.v
........\...\.......\aes_inv_sbox.v
........\...\.......\aes_key_expand_128.v
........\...\.......\aes_rcon.v
........\...\.......\aes_sbox.v
........\...\.......\CVS
........\...\.......\...\Entries
........\...\.......\...\Repository
........\...\.......\...\Root
........\...\.......\timescale.v
........\sim
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\...\rtl_sim
........\...\.......\bin
........\...\.......\...\CVS
........\...\.......\...\...\Entries
........\...\.......\...\...\Repository
........\...\.......\...\...\Root
........\...\.......\...\Makefile
........\...\.......\CVS
........\...\.......\...\Entries
........\...\.......\...\Repository
........\...\.......\...\Root
........\...\.......\run
........\...\.......\...\CVS
........\...\.......\...\...\Entries
........\...\.......\...\...\Repository
........\...\.......\...\...\Root
........\...\.......\...\waves
........\...\.......\...\.....\CVS
........\...\.......\...\.....\...\Entries
........\...\.......\...\.....\...\Repository
........\...\.......\...\.....\...\Root
........\...\.......\...\.....\waves.do
........\syn
........\...\bin
........\...\...\comp.dc
........\...\...\CVS
........\...\...\...\Entries
........\...\...\...\Repository
........\...\...\...\Root
........\...\...\design_spec.dc
........\...\...\lib_spec.dc
........\...\...\read.dc
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\vim_session.vim
........\bench
........\.....\CVS
........\.....\...\Entries
........\.....\...\Repository
........\.....\...\Root
........\.....\verilog
........\.....\.......\CVS
........\.....\.......\...\Entries
........\.....\.......\...\Repository
........\.....\.......\...\Root
........\.....\.......\test_bench_top.v
........\CVS
........\...\Entries
........\...\Repository
........\...\Root
........\doc
........\...\aes.pdf
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\rtl
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\...\verilog
........\...\.......\aes_cipher_top.v
........\...\.......\aes_inv_cipher_top.v
........\...\.......\aes_inv_sbox.v
........\...\.......\aes_key_expand_128.v
........\...\.......\aes_rcon.v
........\...\.......\aes_sbox.v
........\...\.......\CVS
........\...\.......\...\Entries
........\...\.......\...\Repository
........\...\.......\...\Root
........\...\.......\timescale.v
........\sim
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\...\rtl_sim
........\...\.......\bin
........\...\.......\...\CVS
........\...\.......\...\...\Entries
........\...\.......\...\...\Repository
........\...\.......\...\...\Root
........\...\.......\...\Makefile
........\...\.......\CVS
........\...\.......\...\Entries
........\...\.......\...\Repository
........\...\.......\...\Root
........\...\.......\run
........\...\.......\...\CVS
........\...\.......\...\...\Entries
........\...\.......\...\...\Repository
........\...\.......\...\...\Root
........\...\.......\...\waves
........\...\.......\...\.....\CVS
........\...\.......\...\.....\...\Entries
........\...\.......\...\.....\...\Repository
........\...\.......\...\.....\...\Root
........\...\.......\...\.....\waves.do
........\syn
........\...\bin
........\...\...\comp.dc
........\...\...\CVS
........\...\...\...\Entries
........\...\...\...\Repository
........\...\...\...\Root
........\...\...\design_spec.dc
........\...\...\lib_spec.dc
........\...\...\read.dc
........\...\CVS
........\...\...\Entries
........\...\...\Repository
........\...\...\Root
........\vim_session.vim