文件名称:ptc

  • 所属分类:
  • 其它
  • 资源属性:
  • [ASM] [源码]
  • 上传时间:
  • 2008-10-13
  • 文件大小:
  • 266.49kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • heh****
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

PWM/TIMER/COUNTER VHDL IP core-PWM / TIMER / COUNTER VHDL IP core
(系统自动生成,下载前可以参看下载内容)

下载文件列表

压缩包 : 45665989ptc.rar 列表
ptc\CVS\Root
ptc\CVS\Repository
ptc\CVS\Entries
ptc\bench\CVS\Root
ptc\bench\CVS\Repository
ptc\bench\CVS\Entries
ptc\bench\VHDL\CVS\Root
ptc\bench\VHDL\CVS\Repository
ptc\bench\VHDL\CVS\Entries
ptc\bench\verilog\CVS\Root
ptc\bench\verilog\CVS\Repository
ptc\bench\verilog\CVS\Entries
ptc\bench\verilog\clkrst.v
ptc\bench\verilog\tb_defines.v
ptc\bench\verilog\tb_tasks.v
ptc\bench\verilog\tb_top.v
ptc\bench\verilog\timescale.v
ptc\bench\verilog\wb_master.v
ptc\doc\CVS\Root
ptc\doc\CVS\Repository
ptc\doc\CVS\Entries
ptc\doc\ptc_spec.pdf
ptc\doc\src\CVS\Root
ptc\doc\src\CVS\Repository
ptc\doc\src\CVS\Entries
ptc\doc\src\ptc_spec.doc
ptc\fv\CVS\Root
ptc\fv\CVS\Repository
ptc\fv\CVS\Entries
ptc\lint\CVS\Root
ptc\lint\CVS\Repository
ptc\lint\CVS\Entries
ptc\lint\bin\CVS\Root
ptc\lint\bin\CVS\Repository
ptc\lint\bin\CVS\Entries
ptc\lint\log\CVS\Root
ptc\lint\log\CVS\Repository
ptc\lint\log\CVS\Entries
ptc\lint\out\CVS\Root
ptc\lint\out\CVS\Repository
ptc\lint\out\CVS\Entries
ptc\lint\run\CVS\Root
ptc\lint\run\CVS\Repository
ptc\lint\run\CVS\Entries
ptc\rtl\CVS\Root
ptc\rtl\CVS\Repository
ptc\rtl\CVS\Entries
ptc\rtl\VHDL\CVS\Root
ptc\rtl\VHDL\CVS\Repository
ptc\rtl\VHDL\CVS\Entries
ptc\rtl\verilog\CVS\Root
ptc\rtl\verilog\CVS\Repository
ptc\rtl\verilog\CVS\Entries
ptc\rtl\verilog\ptc_defines.v
ptc\rtl\verilog\ptc_top.v
ptc\sim\CVS\Root
ptc\sim\CVS\Repository
ptc\sim\CVS\Entries
ptc\sim\gate_sim\CVS\Root
ptc\sim\gate_sim\CVS\Repository
ptc\sim\gate_sim\CVS\Entries
ptc\sim\gate_sim\bin\CVS\Root
ptc\sim\gate_sim\bin\CVS\Repository
ptc\sim\gate_sim\bin\CVS\Entries
ptc\sim\gate_sim\log\CVS\Root
ptc\sim\gate_sim\log\CVS\Repository
ptc\sim\gate_sim\log\CVS\Entries
ptc\sim\gate_sim\out\CVS\Root
ptc\sim\gate_sim\out\CVS\Repository
ptc\sim\gate_sim\out\CVS\Entries
ptc\sim\gate_sim\run\CVS\Root
ptc\sim\gate_sim\run\CVS\Repository
ptc\sim\gate_sim\run\CVS\Entries
ptc\sim\gate_sim\src\CVS\Root
ptc\sim\gate_sim\src\CVS\Repository
ptc\sim\gate_sim\src\CVS\Entries
ptc\sim\rtl_sim\CVS\Root
ptc\sim\rtl_sim\CVS\Repository
ptc\sim\rtl_sim\CVS\Entries
ptc\sim\rtl_sim\bin\CVS\Root
ptc\sim\rtl_sim\bin\CVS\Repository
ptc\sim\rtl_sim\bin\CVS\Entries
ptc\sim\rtl_sim\bin\sim.sh
ptc\sim\rtl_sim\log\CVS\Root
ptc\sim\rtl_sim\log\CVS\Repository
ptc\sim\rtl_sim\log\CVS\Entries
ptc\sim\rtl_sim\out\CVS\Root
ptc\sim\rtl_sim\out\CVS\Repository
ptc\sim\rtl_sim\out\CVS\Entries
ptc\sim\rtl_sim\run\CVS\Root
ptc\sim\rtl_sim\run\CVS\Repository
ptc\sim\rtl_sim\run\CVS\Entries
ptc\sim\rtl_sim\src\CVS\Root
ptc\sim\rtl_sim\src\CVS\Repository
ptc\sim\rtl_sim\src\CVS\Entries
ptc\syn\CVS\Root
ptc\syn\CVS\Repository
ptc\syn\CVS\Entries
ptc\syn\bin\CVS\Root
ptc\syn\bin\CVS\Repository
ptc\syn\bin\CVS\Entries
ptc\syn\bin\cons_art_umc18.inc
ptc\syn\bin\cons_vs_umc18.inc
ptc\syn\bin\read_design.inc
ptc\syn\bin\reports.inc
ptc\syn\bin\save_design.inc
ptc\syn\bin\select_tech.inc
ptc\syn\bin\set_env.inc
ptc\syn\bin\tech_art_umc18.inc
ptc\syn\bin\tech_vs_umc18.inc
ptc\syn\bin\top_ptc.scr
ptc\syn\log\CVS\Root
ptc\syn\log\CVS\Repository
ptc\syn\log\CVS\Entries
ptc\syn\out\CVS\Root
ptc\syn\out\CVS\Repository
ptc\syn\out\CVS\Entries
ptc\syn\run\CVS\Root
ptc\syn\run\CVS\Repository
ptc\syn\run\CVS\Entries
ptc\syn\run\dodesign
ptc\syn\src\CVS\Root
ptc\syn\src\CVS\Repository
ptc\syn\src\CVS\Entries
ptc\sim\gate_sim\bin\CVS
ptc\sim\gate_sim\log\CVS
ptc\sim\gate_sim\out\CVS
ptc\sim\gate_sim\run\CVS
ptc\sim\gate_sim\src\CVS
ptc\sim\rtl_sim\bin\CVS
ptc\sim\rtl_sim\log\CVS
ptc\sim\rtl_sim\out\CVS
ptc\sim\rtl_sim\run\CVS
ptc\sim\rtl_sim\src\CVS
ptc\bench\VHDL\CVS
ptc\bench\verilog\CVS
ptc\doc\src\CVS
ptc\lint\bin\CVS
ptc\lint\log\CVS
ptc\lint\out\CVS
ptc\lint\run\CVS
ptc\rtl\VHDL\CVS
ptc\rtl\verilog\CVS
ptc\sim\gate_sim\CVS
ptc\sim\gate_sim\bin
ptc\sim\gate_sim\log
ptc\sim\gate_sim\out
ptc\sim\gate_sim\run
ptc\sim\gate_sim\src
ptc\sim\rtl_sim\CVS
ptc\sim\rtl_sim\bin
ptc\sim\rtl_sim\log
ptc\sim\rtl_sim\out
ptc\sim\rtl_sim\run
ptc\sim\rtl_sim\src
ptc\syn\bin\CVS
ptc\syn\log\CVS
ptc\syn\out\CVS
ptc\syn\run\CVS
ptc\syn\src\CVS
ptc\bench\CVS
ptc\bench\VHDL
ptc\bench\verilog
ptc\doc\CVS
ptc\doc\src
ptc\fv\CVS
ptc\lint\CVS
ptc\lint\bin
ptc\lint\log
ptc\lint\out
ptc\lint\run
ptc\rtl\CVS
ptc\rtl\VHDL
ptc\rtl\verilog
ptc\sim\CVS
ptc\sim\gate_sim
ptc\sim\rtl_sim
ptc\syn\CVS
ptc\syn\bin
ptc\syn\log
ptc\syn\out
ptc\syn\run
ptc\syn\src
ptc\CVS
ptc\bench
ptc\doc
ptc\fv
ptc\lint
ptc\rtl
ptc\sim
ptc\syn
ptc

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org