收藏

文件名称:fpga-b210-verilog

  • 所属分类：
  • VHDL编程
  • 资源属性：
  • 上传时间：
  • 2018-03-17
  • 文件大小：
  • 31.45mb
  • 下载次数：
  • 1次
  • 提 供 者：
  • ljaf****
  • 相关连接：
  • 无
  • 下载说明：
  • 别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容均来自于网络，请自行研究使用

usrp系统，B210产品的FPGA源码，还是比较有价值的。(The USRP system, the FPGA source of the B210 product, is still more valuable.)
相关搜索： usrp
fpga
源码

(系统自动生成,下载前可以参看下载内容)

下载文件列表

文件名大小更新时间
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\.gitignore 74 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\CODING.md 5625 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\README.md 2090 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\.gitignore 18 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\Doxyfile 100310 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\Ettus_Logo.png 4291 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\Makefile 140 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\fpga.md 1335 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp1_build_instructions.md 306 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp2 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp2\build_instructions.md 1985 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp2\customize_signal_chain.md 1690 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\build_instructions.md 7643 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\sim 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\sim\libs_axi.md 7454 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\sim\libs_general.md 5360 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\sim\running_testbenches.md 4847 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\sim\writing_testbenches.md 16955 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\simulation.md 284 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\docs\usrp3\vivado_env_utils.md 2778 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\Makefile.am 836 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\Makefile.extra 8677 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\TODO 477 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\common 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\common\fpga_regs_common.v 3863 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\common\fpga_regs_standard.v 10233 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\gen_makefile_extra.py 1865 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\chan_fifo_reader.v 7796 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\channel_demux.v 1919 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\channel_ram.v 3284 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\cmd_reader.v 9547 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\packet_builder.v 4851 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\register_io.v 2654 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\rx_buffer_inband.v 5365 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\tx_buffer_inband.v 5848 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\tx_packer.v 2494 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\inband_lib\usb_packet_fifo.v 3160 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells 0 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\.gitignore 4 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\accum32.bsf 3627 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\accum32.cmp 1663 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\accum32.inc 1514 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\accum32.v 23807 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\accum32_bb.v 1626 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\accum32_inst.v 139 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\add32.bsf 2791 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\add32.cmp 1607 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\add32.inc 1502 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\add32.v 8527 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\add32_bb.v 1583 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\add32_inst.v 93 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\addsub16.bsf 3887 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\addsub16.cmp 1718 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\addsub16.inc 1541 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\addsub16.v 14876 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\addsub16_bb.v 1687 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\addsub16_inst.v 193 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\bustri.bsf 2780 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\bustri.cmp 1596 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\bustri.inc 1502 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\bustri.v 3052 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\bustri_bb.v 1548 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\bustri_inst.v 101 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\clk_doubler.v 9124 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\clk_doubler_bb.v 7864 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\dspclkpll.v 11214 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\dspclkpll_bb.v 1523 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_1kx16.bsf 3819 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_1kx16.cmp 1179 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_1kx16.inc 945 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_1kx16.v 7125 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_1kx16_bb.v 5864 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_1kx16_inst.v 274 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_2k.v 89879 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_2k_bb.v 5956 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4k.v 93332 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4k_18.v 7555 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4k_bb.v 5956 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4kx16_dc.bsf 4187 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4kx16_dc.cmp 1238 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4kx16_dc.inc 966 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4kx16_dc.v 7256 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4kx16_dc_bb.v 5996 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\fifo_4kx16_dc_inst.v 306 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\mylpm_addsub.bsf 3393 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\mylpm_addsub.cmp 1671 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\mylpm_addsub.inc 1530 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\mylpm_addsub.v 4482 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\mylpm_addsub_bb.v 1607 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\mylpm_addsub_inst.v 157 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\pll.v 9706 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\pll_bb.v 1498 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\pll_inst.v 60 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\sub32.bsf 3579 2018-03-15
fpga-bb2fb07e1ba44d5f43cf0cbf9026bf0fdf3b2c01\usrp1\megacells\sub32.cmp 1687 2018-03-15

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 请直接用浏览器下载本站内容，不要使用迅雷之类的下载软件，用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*主　　题：
*内　　容：
*验 证 码：

源码中国 www.ymcn.org