文件名称:FpgaFskDemod
介绍说明－－下载内容均来自于网络，请自行研究使用
程序实现一种FSK的解调，语言为verilog。(Program to achieve a FSK demodulation, the language is verilog.)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FpgaFskDemod
FpgaFskDemod\bpf1.txt
FpgaFskDemod\bpf2.txt
FpgaFskDemod\E6_5_FilterDesign.m
FpgaFskDemod\fsk
FpgaFskDemod\fsk\bpf1.bsf
FpgaFskDemod\fsk\bpf1.html
FpgaFskDemod\fsk\bpf1.qip
FpgaFskDemod\fsk\bpf1.v
FpgaFskDemod\fsk\bpf1.vec
FpgaFskDemod\fsk\bpf1.vo
FpgaFskDemod\fsk\bpf1_ast.vhd
FpgaFskDemod\fsk\bpf1_bb.v
FpgaFskDemod\fsk\bpf1_coef_int.txt
FpgaFskDemod\fsk\bpf1_constraints.tcl
FpgaFskDemod\fsk\bpf1_input.txt
FpgaFskDemod\fsk\bpf1_mlab.m
FpgaFskDemod\fsk\bpf1_model.m
FpgaFskDemod\fsk\bpf1_msim.tcl
FpgaFskDemod\fsk\bpf1_nativelink.tcl
FpgaFskDemod\fsk\bpf1_param.txt
FpgaFskDemod\fsk\bpf1_silent_param.txt
FpgaFskDemod\fsk\bpf1_st.v
FpgaFskDemod\fsk\bpf2.bsf
FpgaFskDemod\fsk\bpf2.html
FpgaFskDemod\fsk\bpf2.qip
FpgaFskDemod\fsk\bpf2.v
FpgaFskDemod\fsk\bpf2.vec
FpgaFskDemod\fsk\bpf2.vo
FpgaFskDemod\fsk\bpf2_ast.vhd
FpgaFskDemod\fsk\bpf2_bb.v
FpgaFskDemod\fsk\bpf2_coef_int.txt
FpgaFskDemod\fsk\bpf2_constraints.tcl
FpgaFskDemod\fsk\bpf2_input.txt
FpgaFskDemod\fsk\bpf2_mlab.m
FpgaFskDemod\fsk\bpf2_model.m
FpgaFskDemod\fsk\bpf2_msim.tcl
FpgaFskDemod\fsk\bpf2_nativelink.tcl
FpgaFskDemod\fsk\bpf2_param.txt
FpgaFskDemod\fsk\bpf2_silent_param.txt
FpgaFskDemod\fsk\bpf2_st.v
FpgaFskDemod\fsk\db
FpgaFskDemod\fsk\fir_compiler-library
FpgaFskDemod\fsk\fir_compiler-library\accum.v
FpgaFskDemod\fsk\fir_compiler-library\addr_cnt_dn.v
FpgaFskDemod\fsk\fir_compiler-library\addr_cnt_dn_poly.v
FpgaFskDemod\fsk\fir_compiler-library\addr_cnt_up.v
FpgaFskDemod\fsk\fir_compiler-library\at_sink_mod.v
FpgaFskDemod\fsk\fir_compiler-library\at_sink_mod_bin.v
FpgaFskDemod\fsk\fir_compiler-library\at_sink_mod_par.v
FpgaFskDemod\fsk\fir_compiler-library\at_src_mod.v
FpgaFskDemod\fsk\fir_compiler-library\at_src_mod_par.v
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_block_sink_fftfprvs_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_block_sink_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_block_source_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_controller_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_controller_pe_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_monitor_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_sink_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_sink_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_sink_model_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_source_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_source_from_monitor_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_source_model_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_delay_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fast_accumulator_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fastadd_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fastaddsub_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fifo_pfc_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_accumulator_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_adder_tree_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_adders_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_avalon_slave_write_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_coef_banks_fixed_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_data_memory_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_dspblock_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_dspblock_cascade_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_lib_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_math_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_memory_simple_dual_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_memory_single_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_memory_true_dual_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_mult_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_half_sym_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_half_sym_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_sym_add_cas_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_sym_cas_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_int_sym_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_int_sym_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_sin_sym_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_sin_sym_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_lib_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_math_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_pfc_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_pipelined_adder_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_roundsat_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_text_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\coef_in_conv.v
FpgaFskDemod\fsk\fir_compiler-library\dat_mm_brg.v
FpgaFskDemod\fsk\fir_compiler-library\dat_store.v
FpgaFskDemod\bpf1.txt
FpgaFskDemod\bpf2.txt
FpgaFskDemod\E6_5_FilterDesign.m
FpgaFskDemod\fsk
FpgaFskDemod\fsk\bpf1.bsf
FpgaFskDemod\fsk\bpf1.html
FpgaFskDemod\fsk\bpf1.qip
FpgaFskDemod\fsk\bpf1.v
FpgaFskDemod\fsk\bpf1.vec
FpgaFskDemod\fsk\bpf1.vo
FpgaFskDemod\fsk\bpf1_ast.vhd
FpgaFskDemod\fsk\bpf1_bb.v
FpgaFskDemod\fsk\bpf1_coef_int.txt
FpgaFskDemod\fsk\bpf1_constraints.tcl
FpgaFskDemod\fsk\bpf1_input.txt
FpgaFskDemod\fsk\bpf1_mlab.m
FpgaFskDemod\fsk\bpf1_model.m
FpgaFskDemod\fsk\bpf1_msim.tcl
FpgaFskDemod\fsk\bpf1_nativelink.tcl
FpgaFskDemod\fsk\bpf1_param.txt
FpgaFskDemod\fsk\bpf1_silent_param.txt
FpgaFskDemod\fsk\bpf1_st.v
FpgaFskDemod\fsk\bpf2.bsf
FpgaFskDemod\fsk\bpf2.html
FpgaFskDemod\fsk\bpf2.qip
FpgaFskDemod\fsk\bpf2.v
FpgaFskDemod\fsk\bpf2.vec
FpgaFskDemod\fsk\bpf2.vo
FpgaFskDemod\fsk\bpf2_ast.vhd
FpgaFskDemod\fsk\bpf2_bb.v
FpgaFskDemod\fsk\bpf2_coef_int.txt
FpgaFskDemod\fsk\bpf2_constraints.tcl
FpgaFskDemod\fsk\bpf2_input.txt
FpgaFskDemod\fsk\bpf2_mlab.m
FpgaFskDemod\fsk\bpf2_model.m
FpgaFskDemod\fsk\bpf2_msim.tcl
FpgaFskDemod\fsk\bpf2_nativelink.tcl
FpgaFskDemod\fsk\bpf2_param.txt
FpgaFskDemod\fsk\bpf2_silent_param.txt
FpgaFskDemod\fsk\bpf2_st.v
FpgaFskDemod\fsk\db
FpgaFskDemod\fsk\fir_compiler-library
FpgaFskDemod\fsk\fir_compiler-library\accum.v
FpgaFskDemod\fsk\fir_compiler-library\addr_cnt_dn.v
FpgaFskDemod\fsk\fir_compiler-library\addr_cnt_dn_poly.v
FpgaFskDemod\fsk\fir_compiler-library\addr_cnt_up.v
FpgaFskDemod\fsk\fir_compiler-library\at_sink_mod.v
FpgaFskDemod\fsk\fir_compiler-library\at_sink_mod_bin.v
FpgaFskDemod\fsk\fir_compiler-library\at_sink_mod_par.v
FpgaFskDemod\fsk\fir_compiler-library\at_src_mod.v
FpgaFskDemod\fsk\fir_compiler-library\at_src_mod_par.v
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_block_sink_fftfprvs_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_block_sink_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_block_source_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_controller_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_controller_pe_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_monitor_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_sink_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_sink_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_sink_model_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_source_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_source_from_monitor_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_avalon_streaming_source_model_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_delay_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fast_accumulator_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fastadd_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fastaddsub_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fifo_pfc_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_accumulator_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_adder_tree_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_adders_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_avalon_slave_write_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_coef_banks_fixed_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_data_memory_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_dspblock_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_dspblock_cascade_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_lib_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_math_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_memory_simple_dual_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_memory_single_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_memory_true_dual_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_mult_bank_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_half_sym_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_half_sym_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_sym_add_cas_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_dec_sym_cas_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_int_sym_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_int_sym_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_sin_sym_fir_121.ocp
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_fir_top_sin_sym_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_lib_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_math_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_pfc_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_pipelined_adder_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_roundsat_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\auk_dspip_text_pkg_fir_121.vhd
FpgaFskDemod\fsk\fir_compiler-library\coef_in_conv.v
FpgaFskDemod\fsk\fir_compiler-library\dat_mm_brg.v
FpgaFskDemod\fsk\fir_compiler-library\dat_store.v