文件名称:FPGA高手设计实战真经100则（英文原版）
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA设计相关的基本程序实验，很有用的，适合初学者(ss fconro edpcp oepm ekprrcoe' krepcok['c r4'ckrp'[ pr4c['dec edcocno;efd dnjkrclnjr denclnel cnjrcrjir cfnfwlc mewo rfewiclerwnih enwjicnw neiwlbcwlbc fccrjcil)
相关搜索： fpga
(系统自动生成,下载前可以参看下载内容)
下载文件列表
| 文件名 | 大小 | 更新时间 |
|---|---|---|
| FPGA高手设计实战真经100则（英文原版） | ||
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\100 Power Tips for FPGA Designers - Stavinov | Evgeni.mobi |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\FBReaderSetup-0.12.10.exe | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\rtl | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\rtl\coding_style.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\rtl\simple.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\rtl\synth_support.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\rtl\tb.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\synth | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\synth\isim.cmd | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\synth\sim1.wcfg | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\synth\sim2.wcfg | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\synth\synth.xise | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\13.14.15.coding\synth\synth_support.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\rtl | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\rtl\inference.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\inference.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\inference.ptwx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\inference.stx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\inference.unroutes | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\inference.xpi | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\inference_map.mrp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\netgen | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\netgen\map | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\netgen\map\inference_map.sdf | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\netgen\map\inference_map.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\netgen\synthesis | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\netgen\synthesis\inference_synthesis.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\16.inference\synth\synth.xise | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\rtl | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\rtl\counter.vhd | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\rtl\tb.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\rtl\top.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth\isim.cmd | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth\synth.xise | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth\top.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth\top.ptwx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth\top.stx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\17.mixed_verilog_vhdl\synth\top_map.mrp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\rtl | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\rtl\verilog2001.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\synth | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\synth\synth.xise | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\synth\verilog2001.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\synth\verilog2001.stx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\18.verilog\synth\verilog2001_map.mrp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\blk_mem.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\blk_mem.xco | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\clk_dcm.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\clk_dcm.xco | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\clk_mmcm.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\clk_mmcm.xco | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\clka_mmcm.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\clka_mmcm.xco | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\cores\coregen.cgp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\rtl | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\rtl\clock_dcm.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\rtl\clock_inference.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\rtl\clock_mmcm.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\rtl\clock_schemes.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\rtl\timing_analyzer.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm.ptwx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm.stx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm.ucf | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm.unroutes | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm.xpi | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_dcm_map.mrp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_inference.ptwx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_inference.ucf | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_inference.unroutes | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_inference.xpi | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_inference_map.mrp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.clk_rgn | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.dly | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.lso | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.ptwx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.pwr | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.stx | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.unroutes | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm.xpi | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\clock_mmcm_map.mrp | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\netgen | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\netgen\par | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\netgen\par\clock_mmcm_timesim.sdf | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\netgen\par\clock_mmcm_timesim.v | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\planAhead_run_1 | |
| FPGA高手设计实战真经100则（英文原版）\100 Power Tips for FPGA Designers - Stavinov | Evgeni\src_book\20.21.clocking\synth\planAhead_run_1\synth.data |