文件名称:DSSS

  • 所属分类:
  • 书籍源码
  • 资源属性:
  • [Matlab] [源码]
  • 上传时间:
  • 2016-04-04
  • 文件大小:
  • 10.87mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • A***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

用VHDL实现基于Xilinx的FPGA上的直接序列扩频通信,并且附带了matlab仿真程序。-VHDL implementation based on direct sequence spread spectrum communication on Xilinx' s FPGA, and comes with matlab simulation program.
(系统自动生成,下载前可以参看下载内容)

下载文件列表





Chapter_9

.........\E9_1

.........\....\E9_1_DSSProduce.m

.........\....\E9_1_PnCode.m

.........\....\data_ads.txt

.........\....\dss.txt

.........\....\pncode.coe

.........\....\rcos_ads.txt

.........\....\tra_lpf.coe

.........\E9_2

.........\....\DssMod

.........\....\......\.recordref

.........\....\......\DataPn.vhd

.........\....\......\DssMod.cmd_log

.........\....\......\DssMod.dhp

.........\....\......\DssMod.gise

.........\....\......\DssMod.ise

.........\....\......\DssMod.ise_ISE_Backup

.........\....\......\DssMod.lso

.........\....\......\DssMod.ngc

.........\....\......\DssMod.ngr

.........\....\......\DssMod.ntrc_log

.........\....\......\DssMod.prj

.........\....\......\DssMod.stx

.........\....\......\DssMod.syr

.........\....\......\DssMod.vhd

.........\....\......\DssMod.xise

.........\....\......\DssMod.xst

.........\....\......\DssMod_ise11migration.zip

.........\....\......\DssMod_summary.html

.........\....\......\DssMod_vhdl.prj

.........\....\......\DssMod_xdb

.........\....\......\..........\tmp

.........\....\......\..........\...\ise

.........\....\......\..........\...\...\__OBJSTORE__

.........\....\......\..........\...\...\............\Autonym

.........\....\......\..........\...\...\............\ConstraintSystem

.........\....\......\..........\...\...\............\Cs

.........\....\......\..........\...\...\............\HierarchicalDesign

.........\....\......\..........\...\...\............\..................\HDProject

.........\....\......\..........\...\...\............\..................\.........\HDProject

.........\....\......\..........\...\...\............\..................\.........\HDProject_StrTbl

.........\....\......\..........\...\...\............\PnAutoRun

.........\....\......\..........\...\...\............\.........\Scripts

.........\....\......\..........\...\...\............\.........\.......\RunOnce_tcl

.........\....\......\..........\...\...\............\.........\.......\RunOnce_tcl_StrTbl

.........\....\......\..........\...\...\............\ProjectNavigator

.........\....\......\..........\...\...\............\................\dpm_project_main

.........\....\......\..........\...\...\............\................\................\dpm_project_main

.........\....\......\..........\...\...\............\................\................\dpm_project_main_StrTbl

.........\....\......\..........\...\...\............\ProjectNavigator11

.........\....\......\..........\...\...\............\ProjectNavigatorGui

.........\....\......\..........\...\...\............\...................\CSourceProcessView

.........\....\......\..........\...\...\............\...................\CSourceProcessView_StrTbl

.........\....\......\..........\...\...\............\...................\CViewSelector

.........\....\......\..........\...\...\............\...................\CViewSelector_StrTbl

.........\....\......\..........\...\...\............\...................\File-SynthesisOnly

.........\....\......\..........\...\...\............\...................\File-SynthesisOnly_StrTbl

.........\....\......\..........\...\...\............\...................\Library-SynthesisOnly

.........\....\......\..........\...\...\............\...................\Library-SynthesisOnly_StrTbl

.........\....\......\..........\...\...\............\...................\Process-BehavioralSim-DESUT_VHDL_ARCHITECTURE

.........\....\......\..........\...\...\............\...................\Process-BehavioralSim-DESUT_VHDL_ARCHITECTURE_StrTbl

.........\....\......\..........\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE

.........\....\......\..........\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE_StrTbl

.........\....\......\..........\...\...\............\...................\Source-BehavioralSim-AutoCompile

.........\....\......\..........\...\...\............\...................\Source-BehavioralSim-AutoCompile_StrTbl

.........\....\......\..........\...\...\............\...................\Source-SynthesisOnly-AutoCompi

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org