文件名称:Adder

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2017-03-04
  • 文件大小:
  • 129kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • ro***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

采用HDL语言实现加法操作,可以作为入门的实验例程。-the adder is design by HDL.
(系统自动生成,下载前可以参看下载内容)

下载文件列表





Adder\ADDR.prj

.....\component\work\ADDR_TOP\ADDR_TOP.cxf

.....\.........\....\........\ADDR_TOP.sdb

.....\.........\....\........\ADDR_TOP.v

.....\designer\impl1\ADDR_TOP.adb

.....\........\.....\.........dtf\verify.log

.....\........\.....\ADDR_TOP.ide_des

.....\........\.....\ADDR_TOP.pdb

.....\........\.....\ADDR_TOP.pdb.depends

.....\........\.....\ADDR_TOP.tcl

.....\........\.....\........_fp\$$FlashPro_FPBBALTLPT1.L$$

.....\........\.....\...........\ADDR_TOP.log

.....\........\.....\...........\ADDR_TOP.pro

.....\........\.....\...........\projectData\ADDR_TOP.pdb

.....\........\.....\designer.log

.....\hdl\KEY.v

.....\simulation\modelsim.ini

.....\..........\modelsim.ini.sav

.....\.martgen\ADDR\ADDR.cxf

.....\........\....\ADDR.gen

.....\........\....\ADDR.log

.....\........\....\ADDR.v

.....\........\ADDR_TOP_work.ixf

.....\........\ADDR_work.ixf

.....\........\KEY_work.ixf

.....\........\smartgen.aws

.....\.ynthesis\ADDR_TOP.areasrr

.....\.........\ADDR_TOP.edn

.....\.........\ADDR_TOP.fse

.....\.........\ADDR_TOP.htm

.....\.........\ADDR_TOP.map

.....\.........\ADDR_TOP.sap

.....\.........\ADDR_TOP.sdf

.....\.........\ADDR_TOP.so

.....\.........\ADDR_TOP.srd

.....\.........\ADDR_TOP.srm

.....\.........\ADDR_TOP.srr

.....\.........\ADDR_TOP.srs

.....\.........\ADDR_TOP.tlg

.....\.........\ADDR_TOP_sdc.sdc

.....\.........\ADDR_TOP_syn.prj

.....\.........\run_options.txt

.....\.........\stdout.log

.....\.........\.yntmp\ADDR_TOP.msg

.....\.........\......\ADDR_TOP.plg

.....\.........\......\ADDR_TOP_flink.htm

.....\.........\......\ADDR_TOP_srr.htm

.....\.........\......\ADDR_TOP_toc.htm

.....\.........\......\sap.log

.....\viewdraw\vf\project.lst

.....\........\viewdraw.ini

.....\designer\impl1\ADDR_TOP_fp\projectData

.....\component\work\ADDR_TOP

.....\designer\impl1\ADDR_TOP.dtf

.....\........\.....\ADDR_TOP_fp

.....\........\.....\simulation

.....\component\work

.....\designer\impl1

.....\smartgen\ADDR

.....\.ynthesis\backup

.....\.........\coreip

.....\.........\syntmp

.....\viewdraw\sch

.....\........\sym

.....\........\vf

.....\........\wir

.....\component

.....\constraint

.....\coreconsole

.....\designer

.....\hdl

.....\phy_synthesis

.....\simulation

.....\smartgen

.....\stimulus

.....\synthesis

.....\viewdraw

Adder

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org