文件名称:clock-with-alarm-and-timer

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2016-12-31
  • 文件大小:
  • 2.53mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • may***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

FPGA example, the timer buzzer. Can learn the FPGA involved in the grammar!-FPGA example, the timer buzzer. Can learn the FPGA involved in the grammar!
(系统自动生成,下载前可以参看下载内容)

下载文件列表





clock with alarm and timer\8bit_compare.v

..........................\clock.asm.rpt

..........................\clock.bdf

..........................\clock.cdf

..........................\clock.done

..........................\clock.dpf

..........................\clock.fit.rpt

..........................\clock.fit.smsg

..........................\clock.fit.summary

..........................\clock.flow.rpt

..........................\clock.map.rpt

..........................\clock.map.smsg

..........................\clock.map.summary

..........................\clock.pin

..........................\clock.qpf

..........................\clock.qsf

..........................\clock.sof

..........................\clock.sta.rpt

..........................\clock.sta.summary

..........................\clockgen.bsf

..........................\clockgen.v

..........................\column_scan_module.bsf

..........................\column_scan_module.v

..........................\column_scan_module.v.bak

..........................\db\add_sub_lkc.tdf

..........................\..\add_sub_mkc.tdf

..........................\..\add_sub_unc.tdf

..........................\..\add_sub_vnc.tdf

..........................\..\alt_u_div_13f.tdf

..........................\..\alt_u_div_ove.tdf

..........................\..\clock.amm.cdb

..........................\..\clock.asm.qmsg

..........................\..\clock.asm.rdb

..........................\..\clock.asm_labs.ddb

..........................\..\clock.cbx.xml

..........................\..\clock.cmp.bpm

..........................\..\clock.cmp.cdb

..........................\..\clock.cmp.hdb

..........................\..\clock.cmp.kpt

..........................\..\clock.cmp.logdb

..........................\..\clock.cmp.rdb

..........................\..\clock.cmp0.ddb

..........................\..\clock.cmp1.ddb

..........................\..\clock.cmp2.ddb

..........................\..\clock.cmp_merge.kpt

..........................\..\clock.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd

..........................\..\clock.cuda_io_sim_cache.45um_tt_1200mv_85c_slow.hsd

..........................\..\clock.db_info

..........................\..\clock.fit.qmsg

..........................\..\clock.hier_info

..........................\..\clock.hif

..........................\..\clock.idb.cdb

..........................\..\clock.lpc.html

..........................\..\clock.lpc.rdb

..........................\..\clock.lpc.txt

..........................\..\clock.map.bpm

..........................\..\clock.map.cdb

..........................\..\clock.map.hdb

..........................\..\clock.map.kpt

..........................\..\clock.map.logdb

..........................\..\clock.map.qmsg

..........................\..\clock.map_bb.cdb

..........................\..\clock.map_bb.hdb

..........................\..\clock.map_bb.logdb

..........................\..\clock.pre_map.cdb

..........................\..\clock.pre_map.hdb

..........................\..\clock.rpp.qmsg

..........................\..\clock.rtlv.hdb

..........................\..\clock.rtlv_sg.cdb

..........................\..\clock.rtlv_sg_swap.cdb

..........................\..\clock.sgate.rvd

..........................\..\clock.sgate_sm.rvd

..........................\..\clock.sgdiff.cdb

..........................\..\clock.sgdiff.hdb

..........................\..\clock.sld_design_entry.sci

..........................\..\clock.sld_design_entry_dsc.sci

..........................\..\clock.smart_action.txt

..........................\..\clock.sta.qmsg

..........................\..\clock.sta.rdb

..........................\..\clock.sta_cmp.8_slow.tdb

..........................\..\clock.syn_hier_info

..........................\..\clock.tis_db_list.ddb

..........................\..\clock.tmw_info

..........................\..\logic_util_heursitic.dat

..........................\..\lpm_divide_1dm.tdf

..........................\..\lpm_divide_45m.tdf

..........................\..\lpm_divide_agm.tdf

..........................\..\lpm_divide_d8m.tdf

..........................\..

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org