文件名称:sequential
介绍说明－－下载内容均来自于网络，请自行研究使用
this a sample of sequential circuit in verilog and VHDL-this is a sample of sequential circuit in verilog and VHDL
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Rangkaian Sekuensial VHDL & Verilog\Verilog\Counter\counter.cr.mti
...................................\.......\.......\counter.do
...................................\.......\.......\counter.mpf
...................................\.......\.......\counter.v
...................................\.......\.......\counter.v.bak
...................................\.......\.......\vsim.wlf
...................................\.......\.......\work\counter\verilog.prw
...................................\.......\.......\....\.......\verilog.psm
...................................\.......\.......\....\.......\_primary.dat
...................................\.......\.......\....\.......\_primary.dbs
...................................\.......\.......\....\.......\_primary.vhd
...................................\.......\.......\....\_info
...................................\.......\.......\....\_vmake
...................................\.......\D flip flop\dff
...................................\.......\...........\dff.cr.mti
...................................\.......\...........\dff.do
...................................\.......\...........\dff.do.bak
...................................\.......\...........\dff.mpf
...................................\.......\...........\dff.v
...................................\.......\...........\dff.v.bak
...................................\.......\...........\vsim.wlf
...................................\.......\...........\wave.do
...................................\.......\...........\.ork\dff\verilog.prw
...................................\.......\...........\....\...\verilog.psm
...................................\.......\...........\....\...\_primary.dat
...................................\.......\...........\....\...\_primary.dbs
...................................\.......\...........\....\...\_primary.vhd
...................................\.......\...........\....\_info
...................................\.......\...........\....\_vmake
...................................\.......\Paralel To Serial\paraleltoserial
...................................\.......\.................\paraleltoserial.cr.mti
...................................\.......\.................\paraleltoserial.do
...................................\.......\.................\paraleltoserial.do.bak
...................................\.......\.................\paraleltoserial.mpf
...................................\.......\.................\paraleltoserial.v
...................................\.......\.................\paraleltoserial.v.bak
...................................\.......\.................\vsim.wlf
...................................\.......\.................\work\prl2srl\verilog.prw
...................................\.......\.................\....\.......\verilog.psm
...................................\.......\.................\....\.......\_primary.dat
...................................\.......\.................\....\.......\_primary.dbs
...................................\.......\.................\....\.......\_primary.vhd
...................................\.......\.................\....\_info
...................................\.......\.................\....\_vmake
...................................\.......\Trafic Light\dff.cr.mti
...................................\.......\............\dff.mpf
...................................\.......\............\traffic.cr.mti
...................................\.......\............\traffic.do
...................................\.......\............\traffic.mpf
...................................\.......\............\traffic.v
...................................\.......\............\traffic.v.bak
...................................\.......\............\vsim.wlf
...................................\.......\............\work\traffic\verilog.prw
...................................\.......\............\....\.......\verilog.psm
...................................\.......\............\....\.......\_primary.dat
...................................\.......\............\....\.......