文件名称:qnr_verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
量化取整QNR内部主要包括一个divider模块及产生数据输出有效和循环结果到最近整数的电路，包含仿真结果图。-Rounding quantization internal QNR includes a divider module and generates data output valid and circulating the results to the nearest integer circuit, including the simulation results shown in Fig.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
10.4
....\bench_div_top.v
....\bench_qnr_top.v
....\chart
....\.....\Thumbs.db
....\.....\图10-32.bmp
....\.....\图10-34.bmp
....\.....\图10-35.bmp
....\.....\图10-38.bmp
....\.....\图10-39.bmp
....\.....\表10-4.bmp
....\.....\表10-5.bmp
....\div_su.v
....\div_uu.v
....\jpeg_qnr.v
....\qnr.cr.mti
....\qnr.mpf
....\timescale.v
....\transcript
....\vsim.wlf
....\wave
....\....\Thumbs.db
....\....\bench_qnr_top.bmp
....\....\chk_val.bmp
....\....\div_su.bmp
....\....\div_uu.bmp
....\....\jpeg_qnr.bmp
....\work
....\....\_info
....\....\bench_div_top
....\....\.............\_primary.dat
....\....\.............\_primary.vhd
....\....\.............\verilog.asm
....\....\bench_qnr_top
....\....\.............\_primary.dat
....\....\.............\_primary.vhd
....\....\.............\verilog.asm
....\....\chk_val
....\....\.......\_primary.dat
....\....\.......\_primary.vhd
....\....\.......\verilog.asm
....\....\div_su
....\....\......\_primary.dat
....\....\......\_primary.vhd
....\....\......\verilog.asm
....\....\div_uu
....\....\......\_primary.dat
....\....\......\_primary.vhd
....\....\......\verilog.asm
....\....\jpeg_qnr
....\....\........\_primary.dat
....\....\........\_primary.vhd
....\....\........\verilog.asm