文件名称:Design-of-full-adder
介绍说明－－下载内容均来自于网络，请自行研究使用
熟悉VHDL元件例化语句的作用
熟悉全加器的工作原理
用VHDL语言设计一位二进制全加器，并仿真。-The role of components instantiated. Familiar with VHDL statements
Familiar with the working principle of full adder
Using VHDL language to design a binary full adder, and simulation.
熟悉全加器的工作原理
用VHDL语言设计一位二进制全加器，并仿真。-The role of components instantiated. Familiar with VHDL statements
Familiar with the working principle of full adder
Using VHDL language to design a binary full adder, and simulation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
实验二_全加器设计.doc