文件名称:counter_vhd
- 所属分类:
- VHDL编程
- 资源属性:
- 上传时间:
- 2015-02-28
- 文件大小:
- 1kb
- 下载次数:
- 0次
- 提 供 者:
- GOPALAKR********
- 相关连接:
- 无
- 下载说明:
- 别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容均来自于网络,请自行研究使用
An asynchronous (ripple) counter is a single d-type flip-flop, with its J (data) input fed its own inverted output. This circuit can store one bit, and hence can count zero to one before it overflows (starts over 0). This counter will increment once for every clock cycle and takes two clock cycles to overflow, so every cycle it will alternate between a transition 0 to 1 and a transition 1 to 0. Notice that this creates a new clock with a 50 duty cycle at exactly half the frequency of the input clock. If this output is then used as the clock signal for a similarly arranged D flip-flop (remembering to invert the output to the input), one will get another 1 bit counter that counts half as fast.-An asynchronous (ripple) counter is a single d-type flip-flop, with its J (data) input fed its own inverted output. This circuit can store one bit, and hence can count zero to one before it overflows (starts over 0). This counter will increment once for every clock cycle and takes two clock cycles to overflow, so every cycle it will alternate between a transition 0 to 1 and a transition 1 to 0. Notice that this creates a new clock with a 50 duty cycle at exactly half the frequency of the input clock. If this output is then used as the clock signal for a similarly arranged D flip-flop (remembering to invert the output to the input), one will get another 1 bit counter that counts half as fast.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
counter_vhd\counter.vhd
counter_vhd