文件名称:ch1
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog 语言编写的微程序控制器的设计，12位微指令，可以执行5条伪指令-Design micro-program controller verilog language, 12 microinstruction can perform five directive
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ch1\ch1.asm.rpt
...\ch1.bdf
...\ch1.done
...\ch1.dpf
...\ch1.fit.rpt
...\ch1.fit.smsg
...\ch1.fit.summary
...\ch1.flow.rpt
...\ch1.map.rpt
...\ch1.map.summary
...\ch1.pin
...\ch1.qpf
...\ch1.qsf
...\ch1.qws
...\ch1.sim.rpt
...\ch1.sof
...\ch1.sta.rpt
...\ch1.sta.summary
...\ch1.tan.rpt
...\ch1.tan.summary
...\ch1.vwf
...\counter.bdf
...\counter.bsf
...\counter.vwf
...\db\altsyncram_2uq1.tdf
...\..\altsyncram_61o1.tdf
...\..\altsyncram_d7q1.tdf
...\..\altsyncram_pqq1.tdf
...\..\ch1.asm.qmsg
...\..\ch1.asm_labs.ddb
...\..\ch1.cbx.xml
...\..\ch1.cmp.bpm
...\..\ch1.cmp.cdb
...\..\ch1.cmp.ecobp
...\..\ch1.cmp.hdb
...\..\ch1.cmp.kpt
...\..\ch1.cmp.logdb
...\..\ch1.cmp.rdb
...\..\ch1.cmp.tdb
...\..\ch1.cmp0.ddb
...\..\ch1.cmp_merge.kpt
...\..\ch1.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
...\..\ch1.cuda_io_sim_cache.31um_tt_1200mv_85c_slow.hsd
...\..\ch1.db_info
...\..\ch1.eco.cdb
...\..\ch1.eds_overflow
...\..\ch1.fit.qmsg
...\..\ch1.fnsim.hdb
...\..\ch1.fnsim.qmsg
...\..\ch1.hier_info
...\..\ch1.hif
...\..\ch1.lpc.html
...\..\ch1.lpc.rdb
...\..\ch1.lpc.txt
...\..\ch1.map.bpm
...\..\ch1.map.cdb
...\..\ch1.map.ecobp
...\..\ch1.map.hdb
...\..\ch1.map.kpt
...\..\ch1.map.logdb
...\..\ch1.map.qmsg
...\..\ch1.map_bb.cdb
...\..\ch1.map_bb.hdb
...\..\ch1.map_bb.logdb
...\..\ch1.pre_map.cdb
...\..\ch1.pre_map.hdb
...\..\ch1.rtlv.hdb
...\..\ch1.rtlv_sg.cdb
...\..\ch1.rtlv_sg_swap.cdb
...\..\ch1.sgdiff.cdb
...\..\ch1.sgdiff.hdb
...\..\ch1.sim.cvwf
...\..\ch1.sim.hdb
...\..\ch1.sim.qmsg
...\..\ch1.sim.rdb
...\..\ch1.simfam
...\..\ch1.sld_design_entry.sci
...\..\ch1.sld_design_entry_dsc.sci
...\..\ch1.sta.qmsg
...\..\ch1.sta.rdb
...\..\ch1.syn_hier_info
...\..\ch1.tan.qmsg
...\..\ch1.tis_db_list.ddb
...\..\ch1.tmw_info
...\..\prev_cmp_ch1.asm.qmsg
...\..\prev_cmp_ch1.fit.qmsg
...\..\prev_cmp_ch1.map.qmsg
...\..\prev_cmp_ch1.qmsg
...\..\prev_cmp_ch1.sim.qmsg
...\..\prev_cmp_ch1.sta.qmsg
...\..\prev_cmp_ch1.tan.qmsg
...\..\wed.wsf
...\first.bdf
...\first.bsf
...\first.vwf
...\incremental_db\compiled_partitions\ch1.root_partition.cmp.atm
...\..............\...................\ch1.root_partition.cmp.dfp
...\..............\...................\ch1.root_partition.cmp.hdbx
...\..............\...................\ch1.root_partition.cmp.kpt
...\..............\...................\ch1.root_partition.cmp.logdb