文件名称:vedic-multiplier-for-16-bit-input-data
介绍说明－－下载内容均来自于网络，请自行研究使用
vedic multiplication is used to implement on FPGA. here the vdic multipler uses urdhwa tiryakhbyam sutra to multiply 16 bit numbers, which is applicable for all data type numbers.
This uses vertical and cross wise multiplication process.
The output results in high speed and low cost for the practical applications.
This uses vertical and cross wise multiplication process.
The output results in high speed and low cost for the practical applications.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vedic multiplier for 16 bit input data.doc