文件名称:Verilog_32bit_Adder
介绍说明－－下载内容均来自于网络，请自行研究使用
32位超前进位加法器的改进Verilog实现-Improved Verilog implementation of 32 bit ahead carry adder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Verilog_32bit_Adder
...................\testbench
...................\.........\adder_test.v
...................\三个底层模块
...................\............\adder_cell.v
...................\............\adder_inc.v
...................\............\adder_logic.v
...................\顶层
...................\....\adder_top.v